- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC51SL.LOWVOLTAGE8XC51SL (Intel Corp.) KEYBOARD CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | 8XC51SL.LOWVOLTAGE8XC51SL |
| 廠商： | Intel Corp. |
| 英文描述： | KEYBOARD CONTROLLER |
| 中文描述： | 鍵盤控制器 |
| 文件頁數(shù)： | 35/58頁 |
| 文件大小： | 233K |
| 代理商： | 8XC51SL.LOWVOLTAGE8XC51SL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
2003 Oct 30
35
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
8.10.2.5
UART Status Register (USR)
The UART Status Register (USR) is used by the microcontroller to monitor the activity of the ISO UART and that of the
time-out counter. If any of the status bits FER, OVR, PE, EA, TO1, TO2 or TO3 are set, then signal INT0_N = LOW. The
bit having caused the interrupt is reset 2
μ
s after the rising edge of signal RD during a read operation of register USR.
If bit TBE/RBF is set and if the mask bit DISTBE/RBF within register UCR2 is not set, then also signal INT0_N = LOW.
Bit TBE/RBF is reset three clock cycles after data has been written in register UTR, or three clock cycles after data has
been read from register URR, or when changing from transmission mode to reception mode.
If LCT mode is used for transmitting the last character, then bit TBE is not set at the end of the transmission.
Table 52
UART status register, address Eh, read
Table 53
Description of register bits
BIT
7
6
5
4
3
2
1
0
Symbol
Reset value
TO3
0
TO2
0
TO1
0
EA
0
PE
0
OVR
0
FER
0
TBE/RBF
0
BIT
SYMBOL
DESCRIPTION
7
6
5
4
TO3
TO2
TO1
EA
Time-out counter 3.
TO3 = 1 when counter 3 has reached its terminal count.
Time-out counter 2.
TO2 = 1 when counter 2 has reached its terminal count.
Time-out counter 1.
TO1 = 1 when counter 1 has reached its terminal count.
Early Answer.
EA = 1 if the first start-bit on the I/O pin during ATR has been detected
between the first 200 and n
max
clock pulses with pin RST in LOW state (all activities on
the I/O during the first 200 clock pulses with pin RST LOW are not taken into account)
and before the first n
max
clock pulses with pin RST in HIGH state. These two features are
re-initialized at each toggling of pin RST. n
max
= 384 for TDA8029HL/C1; n
max
= 368 for
TDA8029HL/C2.
Parity Error.
3
PE
In protocol T = 0, bit PE = 1 if the UART has detected a number of received characters
with parity errors equal to the number written in bits PEC[2:0] or if a transmitted character
has been NAKed by the card a number of times equal to the value programmed in bits
PEC[2:0]. It is set at 10.5 ETU in the reception mode and at 11.5 ETU in the transmission
mode. A character received with a parity error is not stored in register FIFO in protocol
T = 0; the card should repeat this character.
In protocol T = 1, a character with a parity error is stored in the FIFO and the parity error
counter is not active.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC51SLLOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC52 | 80C51 8-Bit Microcontroller Family (8K ROM,Low Voltage (2.7V-5.5V), Low Power, High Speed (33 MHz) )(80C51 8位微控制器系列產(chǎn)品) |
| 8XC54 | 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage 2.7V-5.5V), low power, high speed (33 MHz) |
| 8XC58 | 80C51 8-bit microcontroller family 8XC51FA/FB/FC/80C51FA8XC51RA+/RB+/RC+/RD+/80C51RA +8K 4K/256K OTP/ROM/ROMless,low voltage, low power, high speed (33 MHz)(80C51 8位微控制器系列產(chǎn)品) |
| 8XC562 | 80C51 FAMILY DERIVATIVES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC52 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC54 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC54/58 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:(360.35 k) |
| 8XC552 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 FAMILY DERIVATIVES |
| 8XC562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 FAMILY DERIVATIVES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。