參數(shù)資料
型號(hào): 82845Mx
廠商: Intel Corp.
英文描述: Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
中文描述: 英特爾845系列芯片組的手機(jī)82845MP/82845MZ芯片組內(nèi)存控制器中樞移動(dòng)(婦幼保健米)
文件頁數(shù): 58/157頁
文件大?。?/td> 1407K
代理商: 82845MX
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
58
Datasheet
250687-002
R
3.7.14.
AGPM- AGP Miscellaneous Configuration
Offset:
Default:
Access:
Size:
51h
00h
Read/Write
8 bits
Bit
Description
7:2
Reserved
1
Aperture Access Global Enable (APEN):
This bit is used to prevent access to the graphics aperture
from any port (CPU, HI_A, or AGP/PCI_B) before the aperture range is established by the
configuration software and the appropriate translation table in the main DRAM has been initialized.
The default value is "0", so this field must be set after system is fully configured in order to enable
aperture accesses.
0
Reserved
3.7.15.
DRB[0:7] – DRAM Row Boundary Registers – Device #0
Offset:
Default:
Access:
Size:
60-6
7
h
00h
Read/Write
8 bits
The DRAM Row Boundary Register defines the upper boundary address of each pair of DRAM rows
with a granularity of 32 MB. Each row has its own single-byte DRB register. For example, a value of 1
in DRB0 indicates that 32 MB of DRAM has been populated in the first row.
Row0:
60h
Row1:
61h
Row2:
62h
Row3:
Row4:
Row5:
Row6:
Row7:
DRB0 = Total memory in row0 (in 32MB increments)
DRB1 = Total memory in row0 + row1 (in 32MB increments)
----
DRB3 = Total memory in row0 + row1 + row2 + row3 (in 32MB increments)
63h
64h
**
65h
**
66h **
67h **
** When in DDR mode DRB[4:7] must be programmed with value contained in DRB3.
Each Row is represented by a byte. Each byte has the following format.
Bit
Description
7:0
DRAM Row Boundary Address:
This 8-bit value defines the upper and lower addresses for each
DRAM row. This 8-bit value is compared against a set of address lines to determine the upper
address limit of a particular row.
相關(guān)PDF資料
PDF描述
82845MZ Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
82845GE 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284A Clock Generator and Driver for 8066, 8088 Processors
8284A-1 Clock Generator and Driver for 8066, 8088 Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82845MZ 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M)
82845PE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH)
8284611SM 制造商:Thomas & Betts 功能描述:
828461-2 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk
828462-1 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk