- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845Mx (Intel Corp.) Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) PDF資料下載
參數(shù)資料
| 型號： | 82845Mx |
| 廠商： | Intel Corp. |
| 英文描述： | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 中文描述： | 英特爾845系列芯片組的手機82845MP/82845MZ芯片組內存控制器中樞移動（婦幼保健米） |
| 文件頁數(shù)： | 112/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | 82845MX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁當前第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
112
Datasheet
250687-002
R
4.3.2.
SMM Space Restrictions
If any of the following conditions are violated the results of SMM accesses are unpredictable and may
cause the system to hang:
1. The Compatible SMM space must not be set-up as cacheable.
2. High or TSEG SMM transaction address space must not overlap address space assigned to system
DRAM, the AGP aperture range, or to any “PCI” devices (including hub interface and AGP
devices). This is a BIOS responsibility.
3. Both D_OPEN and D_CLOSE must not be set to 1 at the same time.
4. When TSEG SMM space is enabled, the TSEG space must not be reported to the OS as available
DRAM. This is a BIOS responsibility.
5. Any address translated through the AGP Aperture GTLB must not target DRAM from 000A0000h
to 000FFFFFh.
4.4.
I/O Address Space
The Intel
845MP/845MZ Chipset MCH-M does not support the existence of any other I/O devices beside
itself on the system bus. The MCH-M generates either hub interface A or AGP bus cycles for all
processor I/O accesses. The MCH-M contains two internal registers in the processor I/O space,
Configuration Address Register (CONFIG_ADDRESS) and the Configuration Data Register
(CONFIG_DATA). These locations are used to implement configuration space access mechanism and as
described in the Configuration Register section.
The processor allows 64K+3 bytes to be addressed within the I/O space. The MCH-M propagates the
processor I/O address without any translation on to the destination bus and therefore provides
addressability for 64K+3 byte locations. Note that the upper three locations can be accessed only during
I/O address wrap-around when signal A16# address signal is asserted. A16# is asserted on the system
bus whenever an I/O access is made to 4 bytes from address 0FFFDh, 0FFFEh, or 0FFFFh. A16# is also
asserted when an I/O access is made to 2 bytes from address 0FFFFh.
The I/O accesses (other than ones used for configuration space access) are forwarded normally to the hub
interface A unless they fall within the AGP I/O address range as defined by the mechanisms explained
below. The MCH-M will not post I/O write cycles to IDE.
The MCH-M never responds to I/O or configuration cycles initiated on AGP or any of the hub interfaces.
Hub interface transactions requiring completion are terminated with “master abort” completion packets
on the hub interfaces. Hub interface write transactions not requiring completion are dropped. AGP/PCI
I/O reads are never acknowledged by the MCH-M.
4.5.
MCH-M Decode Rules and Cross-Bridge Address
Mapping
The address map described above applies globally to accesses arriving on any of the three interfaces i.e.
Host bus, the hub interface A or AGP.
4.5.1.
Decode Rules for the Hub Interface A
The MCH-M accepts accesses from the hub interface A with the following address ranges:
相關PDF資料 |
PDF描述 |
|---|---|
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 82845GE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284A | Clock Generator and Driver for 8066, 8088 Processors |
| 8284A-1 | Clock Generator and Driver for 8066, 8088 Processors |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
| 8284611SM | 制造商:Thomas & Betts 功能描述: |
| 828461-2 | 制造商:TE Connectivity 功能描述:19P CPC STECK-GEH - Bulk |
| 828462-1 | 制造商:TE Connectivity 功能描述:19P CPC AUFNAHMEGEH - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。