參數(shù)資料
型號(hào): 82555
廠商: INTEL CORP
元件分類: 網(wǎng)絡(luò)接口
英文描述: 10/100 Mbps LAN physical layer interface
中文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP100
封裝: PLASTIC, MQFP-100
文件頁(yè)數(shù): 31/58頁(yè)
文件大小: 863K
代理商: 82555
Datasheet
27
Networking Silicon — 82555
7.0
Management Data Interface
The 82555 provides status and accepts management information through the Management Data
Interface (MDI). This is accomplished through read and write operations to various registers in
accordance with the IEEE 802.3u MII specification.
7.1
MDI Frame Structure
Data read from or written to a particular register is called a management frame and is sent serially
over the MDIO pin synchronously to the MDC signal. Read and write cycles are viewed from the
perspective of the controller. Thus, the controller always drives the start, opcode, PHY address, and
register address onto the MDIO pin. For read cycles, the controller drives the transition bits and
data onto the MDIO pin; for write cycles, to the 82555. The controller drives addresses and data on
the falling edge of the MDC signal, and the 82555 latches the data on the rising edge of the MDC
signal. The following list defines protocol terms:
PREAMBLE
At the beginning of each transaction, the controller send a sequence of 32
contiguous logic one bits on the MDIO pin with corresponding cycles on the MDC
pin for synchronization by the 82555.
ST
This field contains the value of 01b indicating the start of a frame.
OP
This is a 2-bit field containing one of the following two operation codes: 10b (read)
or 01b (write).
PHYAD
This field is a 5-bit address of the 82555 device that provides support for 32 unique
PHY addresses. The controller drives the value written into the PHYAD portion of
the MDI register in this field.
REGAD
This field is a 5-bit address of a specific register within the 82555. This provides
support for 32 unique registers. The desired register address is specified by the
value written to the MDI register.
TA
This field contains a 2-bit value specifying the period during a read cycle that no
device may actively drive the MDIO signal. During a read transaction, the 82555
should not drive the MDIO signal in the first bit time; however, it will drive a 0b in
the second bit time. During a write transaction, the controller drives the pattern of
10b to fill this time.
DATA
This field contains 16 bits of data driven by the 82555 on a read transaction or by
the controller on a write transactions. This data is either control or status parameters
passed between the controller and the 82555.
IDLE
During the idle state, the MDIO signal is in a high impedance state. The MDIO
driver is disabled, and the 82555 will pull the MDIO signal high to a logic 1.
相關(guān)PDF資料
PDF描述
82557 Fast Ethernet PCI Bus Controller(快速以太網(wǎng) PCI總線控制器)
82559 Fast Ethernet Multifunction PCI/CARD bus controller(快速以太網(wǎng)多功能PCI/CARD 總線控制器)
8255A-5 PROGRAMMABLE PERIPHEAL INTERFACE
8255A IC LOGIC 3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER -40+85C SSOP-16 - OBSOLETE
8255A Programmable Peripheral Interface iAPX86 Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
825551 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Junior Power Timer Kontake
82-5551 制造商:Amphenol Corporation 功能描述:RF/COAXIAL ADAPTER, Convert From Connector:N Coaxial, Convert From Gender:Plug,
82555140 功能描述:壓敏電阻 3930pF, 0.5W 18vdc RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel
82-5552 功能描述:射頻適配器 - 系列之內(nèi) N JACK-JACK BLKHD ADAPTER RoHS:否 制造商:Amphenol Connex 射頻系列:SMA 側(cè)1性別:Jack (Female) 側(cè)1極性:Normal 側(cè)2性別:Jack (Female) 側(cè)2極性:Normal 阻抗:50 Ohms 主體類型:Bulkhead 適配器類型:Straight 頻率范圍:DC to 18 GHz 觸點(diǎn)電鍍:Gold 外殼電鍍:Gold 主體材料:Brass
82-5558 功能描述:射頻適配器 - 系列之間 BNC JACK TO N PLUG M55339/20-00201 RoHS:否 制造商:Amphenol Connex 側(cè)1射頻系列:SMA 側(cè)1性別:Jack (Female) 側(cè)1極性:Normal 側(cè)1體類型:Bulkhead 側(cè)2射頻系列:TNC 側(cè)2性別:Jack (Female) 側(cè)2極性:Normal 側(cè)2體類型:Bulkhead 阻抗:50 Ohms 適配器類型:Straight 頻率范圍:DC to 11 GHz 觸點(diǎn)電鍍:Gold 外殼電鍍:Gold 主體材料:Brass