- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369351 > 78Q2120-64 (Electronic Theatre Controls, Inc.) 10/100BASE-TX Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | 78Q2120-64 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10/100BASE-TX Ethernet Transceiver |
| 中文描述： | 10/100BASE-TX以太網(wǎng)收發(fā)器 |
| 文件頁數(shù)： | 6/33頁 |
| 文件大小： | 200K |
| 代理商： | 78Q2120-64 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
78Q2120
10/100BASE-TX
Ethernet Transceiver
PIN DESCRIPTION
LEGEND
6
TYPE
DESCRIPTION
TYPE DESCRIPTION
A
Analog Pin
I
Digital Input
O
Digital Output
I/O
Digital Bi-directional Pin
S
Supply
OZ
Tri-stateable digital output
MII (MEDIA INDEPENDENT INTERFACE)
PIN
TX_CLK
64-PIN
27
80-PIN
33
TYPE
OZ
DESCRIPTION
TRANSMIT CLOCK: TX_CLK is a continuous clock which provides a
timing reference for the TX_EN, TX_ER and TXD[3:0] signals from the
MAC. The clock frequency is 25MHz in 100BASE-TX mode and
2.5MHz in 10BASE-T mode. This pin is tri-stated in isolate mode.
TRANSMIT ENABLE: TX_EN is asserted by the MAC to indicate that
valid data for transmission is present on the TXD[3:0] pins.
TRANSMIT DATA: TXD[3:0] receives data from the MAC for
transmission on a nibble basis. This data is captured on the rising
edge of TX_CLK when TX_EN is high.
TRANSMIT ERROR: TX_ER is asserted high to request that an error
code-group be transmitted when TX_EN is high. In PCS bypass mode
this pin becomes the higher-order bit of the transmit 5-bit code group.
CARRIER SENSE: When the 78Q2120 is not in repeater mode, CRS
is high whenever a non-idle condition exists on either the transmitter
or the receiver. In repeater mode, CRS is only active when a non-idle
condition exists on the receiver. This pin is tri-stated in isolate mode.
COLLISION: COL is asserted high when a collision has been
detected on the media. In 10BASE-T mode COL is also used for the
SQE test function. This pin is tri-stated in isolate mode.
RECEIVE CLOCK: RX_CLK is acontinuous clock which provides a
timing reference to the MAC for the RX_DV, RX_ER and RXD[3:0]
signals. The clock frequency is 25MHz in 100BASE-TX mode and
2.5MHz in 10BASE-T mode. To reduce power consumption, in
100BASE-TX mode, the 78Q2120 provides an optional mode enabled
through MR16.0 in which RX_CLK is held inactive (low) when no
receive data is detected. This pin is tri-stated in isolate mode.
RECEIVE DATA VALID: RX_DV is asserted high to indicate that valid
data is present on the RXD[3:0] pins. In 100BASE-TX mode, it
transitions high with the first nibble of preamble and is pulled low
when the last data nibble has been received. In 10BASE-T mode it
transitions high when the start-of-frame delimiter (SFD) is detected.
This pin is tri-stated in isolate mode.
RECEIVE DATA: Received data is provided to the MAC via RXD[3:0].
These pins are tri-stated in isolate mode.
RECEIVE ERROR: RX_ER is asserted high when an error is detected
during frame reception. In PCS bypass mode this pin becomes the
higher-order bit of the receive 5-bit code group. This pin is tri-stated in
isolate mode.
TX_EN
28
34
I
TXD[3:0]
32-29
40-37
I
TX_ER
26
32
I
CRS
34
42
OZ
COL
33
41
OZ
RX_CLK
24
30
OZ
RX_DV
23
29
OZ
RXD[3:0]
19-22
23-26
OZ
RX_ER
25
31
OZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 78Q2120-64CG | 10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64CGT | 10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64T | 10/100BASE-TX Ethernet Transceiver |
| 78Q2120-CGT | 10/100BASE-TX Ethernet Transceiver |
| 78Q8392L | Low Power Ethernet Coaxial Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q2120-64CG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64CGT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2120-64T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100BASE-TX Ethernet Transceiver |
| 78Q2120C | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:10/100BASE - TX Transceiver |
| 78Q2120C09-64CGT | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:10/100BASE-TX Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。