- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10605 > 78P2351-IGT/F (Maxim Integrated Products)LINE INTERFACE UNIT 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | 78P2351-IGT/F |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 38/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | LINE INTERFACE UNIT 100-LQFP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 90 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | E4，OC-3，STM1-E |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設(shè)備封裝： | 100-LQFP（16x16） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁
78P2351
Single Channel
OC-3/ STM1-E/ E4 LIU
Page: 5 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
Receive Loss of Signal
The 78P2351 includes a Loss of Signal (LOS)
detector.
When the peak value of the received
signal is less than approximately 19dB below
nominal for approximately 110 UI, Receive Loss of
Signal is asserted. The Rx LOS signal is cleared
when
the
received
signal
is
greater
than
approximately 18dB below nominal for 110 UI.
In ECL mode, the LOS signal will be asserted when
there are no transitions for longer than 2.3
s. The
signal is cleared when there are more than 4
transitions in 32 UI. It is generally recommended to
use the LOS status signal from the optical
transceiver module.
During Rx LOS conditions, the receive clock will
remain on the last phase tap of the Rx DLL
outputting a stable clock while the receive data
outputs are squelched and held at logic ‘0’.
Note: Rx Loss of Signal detection is disabled
during Local Loopback and Receive Monitor
Modes.
Receive Loss of Lock
The 78P2351 includes an optional Receiver Loss of
Lock detector that will flag if the recovered Rx clock
frequency differs from the reference clock by more
than
±100ppm in an interval greater than 420s.
This condition is cleared when the frequencies are
less than
±100ppm off for more than 500s.
Notes:
1. During Rx Loss of Signal (RLOS), the Rx
Loss of Lock indicator is undefined and may
report either status.
2. For reliable operation, the LOLOR bit in the
Signal Control register should be toggled
upon power-up and configuration.
TRANSMITTER OPERATION
At the media interface, the transmit driver generates
an analog signal for transmission through either a
transformer and 75
coaxial cable or directly to a
fiber optics transceiver for electrical to optical
conversion.
At the host interface, the 78P2351 provides a
number interface options for compatibility with most
off-the-shelf framers and custom ASICs.
A
selectable 4-bit parallel or nibble interface is
available with both slave or master timing options as
well a serial LVPECL interface with various timing
recovery modes.
Each of the serial NRZ transmit timing modes can be
configured in HW mode or SW mode as shown in
the table below.
HW Control Pins SW Control Bits
Serial
Mode
SDI_PAR
CKMODE
PAR
SMOD[1:0]
Synchronous
clock + data
Low
0
0 0
Synchronous
data only
Low
Floating
0
1 0
Plesiochronous
data only
Low
High
0
0 1
Loop-timing
n/a
X
11
Synchronous (Re-timing) Tx Serial Modes
In Figure 1, serial NRZ transmit data is input to the
SIDP/N pins at LVPECL levels. By default, the data
is latched in on the rising edge of SICKP.
An
integrated FIFO decouples the on chip and off chip
clocks and re-clocks the data using a clean
synthesized clock generated from the provided
reference clock.
As such, the SICKP/N clock
provided by the framer/mapper IC must be source
synchronous with the provided reference clock when
the FIFO is to be used.
TDK
78P2351
Framer/
Mapper
NRZ
140 / 155 MHz
System Reference Clock
SODP/N
SOCKP/N
SIDP/N
CKREFP/N
RXP/N
CMIP/N
XFMR
Coax
140 / 155 MHz
SICKP/N
CMI
Figure 1: Synchronous clock and data available
(Tx CDR bypassed, FIFO enabled)
If an off-chip serial transmit clock is not available, as
in Figure 2, the 78P2351 can recover a Tx clock
from the serial NRZ data input and pass the data
through the clock decoupling FIFO. The data is then
re-clocked or re-timed using a clean synthesized
clock generated from the provided reference clock.
In this mode, the NRZ transmit data must be source
synchronous with the reference clock applied at
CKREFP/N.
TDK
78P2351
Framer/
Mapper
NRZ
140 / 155 MHz
System Reference Clock
SODP/N
SOCKP/N
SIDP/N
CKREFP/N
RXP/N
CMIP/N
XFMR
CMI
Coax
Figure 2: Synchronous data only
(Tx CDR enabled, FIFO enabled)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3098EAESE+ | IC RS485/422 RX 32MBPS 16-SOIC |
| RM12WBP-5P | CONN PLUG 5POS W/PIN INSERT |
| RM12WBP-4P | CONN PLUG 4POS W/PIN INSERT |
| MAX233AEPP+G36 | IC TXRX RS232 5V 20-DIP |
| VE-B74-MX-F3 | CONVERTER MOD DC/DC 48V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78P2351-IGTR | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Single Channel OC-3/ STM1-E/ E4 LIU |
| 78P2351-IGTR/F | 功能描述:接口 - 專用 Single Ch OC-3/STM-1e/E4 LIU RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| 78P2351R | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter |
| 78P2351R-DB | 功能描述:界面開發(fā)工具 78P2351R Demo Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| 78P2351R-IM | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Serial 155M NRZ to CMI Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。