參數(shù)資料
型號: 784215AY
廠商: NEC Corp.
英文描述: MOS INTEGRATED CIRCUIT
中文描述: 馬鞍山集成電路
文件頁數(shù): 78/100頁
文件大?。?/td> 564K
代理商: 784215AY
Data Sheet U14121EJ2V0DS00
78
μ
PD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY
Serial Operation (T
A
=
40 to +85
°
C, V
DD
= AV
DD
= 1.8 to 5.5 V, V
SS
= AV
SS
= 0 V)
(a) 3-wire serial I/O mode (SCK: Internal clock output)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
2.7 V
V
DD
5.5 V
800
ns
SCK cycle time
t
KCY1
3,200
ns
2.7 V
V
DD
5.5 V
350
ns
SCK high-/low-level width
t
KH1
,
t
KL1
1,500
ns
2.7 V
V
DD
5.5 V
10
ns
SI setup time (to SCK
)
t
SIK1
30
ns
SI hold time (from SCK
)
t
KSI1
40
ns
SO output delay time
(from SCK
)
t
KSO1
30
ns
(b) 3-wire serial I/O mode (SCK: External clock input)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
2.7 V
V
DD
5.5 V
800
ns
SCK cycle time
t
KCY2
3,200
ns
2.7 V
V
DD
5.5 V
400
ns
SCK high-/low-level width
t
KH2
t
KL2
1,600
ns
2.7 V
V
DD
5.5 V
10
ns
SI setup time (to SCK
)
t
SIK2
30
ns
SI hold time (from SCK
)
t
KSI2
40
ns
SO output delay time
(from SCK
)
t
KSO2
30
ns
(c) UART mode
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
4.5 V
V
DD
5.5 V
2.7 V
V
DD
< 4.5 V
417
ns
833
ns
ASCK cycle time
t
KCY3
1,667
ns
4.5 V
V
DD
5.5 V
2.7 V
V
DD
< 4.5 V
208
ns
416
ns
ASCK high-/low-level width
t
KH3
t
KL3
833
ns
www.DataSheet4U.com
相關PDF資料
PDF描述
784216A MOS INTEGRATED CIRCUIT
784216AY MOS INTEGRATED CIRCUIT
784217A MOS INTEGRATED CIRCUIT
784217AY MOS INTEGRATED CIRCUIT
784218AY MOS INTEGRATED CIRCUIT
相關代理商/技術參數(shù)
參數(shù)描述
784216A 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT
784216AY 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT
784217A 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT
784217AY 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT
784218A 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT