參數(shù)資料
型號(hào): 74HC40103DB,118
廠商: NXP Semiconductors
文件頁(yè)數(shù): 1/25頁(yè)
文件大?。?/td> 0K
描述: IC 8BIT SYNC BINARY DOWN 16SSOP
產(chǎn)品培訓(xùn)模塊: Logic Packages
標(biāo)準(zhǔn)包裝: 2,000
系列: 74HC
邏輯類型: 二進(jìn)制計(jì)數(shù)器
方向:
元件數(shù): 1
每個(gè)元件的位元數(shù): 8
復(fù)位: 異步
計(jì)時(shí): 同步
計(jì)數(shù)速率: 32MHz
觸發(fā)器類型: 正邊沿
電源電壓: 2 V ~ 6 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 16-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 16-SSOP
包裝: 帶卷 (TR)
其它名稱: 568-8880-2
74HC40103DB,118-ND
74HC40103DB-T
74HC40103DB-T-ND
935189340118
1.
General description
The 74HC40103 is a high-speed Si-gate CMOS device and are pin compatible with the
40103 of the 4000B series. The 74HC40103 is specied in compliance with JEDEC
standard no. 7A.
The 74HC40103 consists of an 8-bit synchronous down counter with a single output which
is active when the internal count is zero. The 74HC40103 contains a single 8-bit binary
counter and has control inputs for enabling or disabling the clock (CP), for clearing the
counter to its maximum count and for presetting the counter either synchronously or
asynchronously. All control inputs and the terminal count output (TC) are active-LOW
logic.
In normal operation, the counter is decremented by one count on each positive-going
transition of the clock (CP). Counting is inhibited when the terminal enable input (TE) is
HIGH. The terminal count output (TC) goes LOW when the count reaches zero if TE is
LOW, and remains LOW for one full clock period.
When the synchronous preset enable input (PE) is LOW, data at the jam input (P0 to P7)
is clocked into the counter on the next positive-going clock transition regardless of the
state of TE. When the asynchronous preset enable input (PL) is LOW, data at the jam
input (P0 to P7) is asynchronously forced into the counter regardless of the state of PE,
TE, or CP. The jam inputs (P0 to P7) represent a single 8-bit binary word.
When the master reset input (MR) is LOW, the counter is asynchronously cleared to its
maximum count (decimal 255) regardless of the state of any other input.
If all control inputs except TE are HIGH at the time of zero count, the counters will jump to
the maximum count, giving a counting sequence of 256 clock pulses long.
The 74HC40103 may be cascaded using the TE input and the TC output, in either a
synchronous or ripple mode.
74HC40103
8-bit synchronous binary down counter
Rev. 03 — 12 November 2004
Product data sheet
相關(guān)PDF資料
PDF描述
OSTEM115150 CONN TERM BLOCK 11POS 5.08MM
OSTEM117150 CONN TERM BLOCK 11POS 5MM
OSTHP203050 CON TERM BLOCK 20POS 3.81MM
OSTVM123550 TERM BLOCK PLUG 3.81MM 12POS
74AC541SJ IC BUFF/DVR TRI-ST 8BIT 20SOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74HC40103DB-T 功能描述:計(jì)數(shù)器 IC 8-BIT SYNC BINARY DOWN COUNTER RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74HC40103D-T 制造商:NXP Semiconductors 功能描述:Counter Single 8-Bit Sync/Async Binary Down 16-Pin SO T/R
74HC40103N 制造商:NXP Semiconductors 功能描述:HC Counter 制造商:NXP Semiconductors 功能描述:HC Counter Bulk 制造商:NXP Semiconductors 功能描述:IC 74HC CMOS 74HC40103 DIP16 5V 制造商:NXP Semiconductors 功能描述:IC, 74HC CMOS, 74HC40103, DIP16, 5V 制造商:NXP Semiconductors 功能描述:IC, 74HC CMOS, 74HC40103, DIP16, 5V; Counter Type:Binary; Clock Frequency:35MHz; Count Maximum:255; Supply Voltage Min:2V; Supply Voltage Max:6V; Logic Case Style:DIP; No. of Pins:16; Operating Temperature Min:-40C; Operating ;RoHS Compliant: Yes 制造商:NXP Semiconductors 功能描述:Counter Single 8-Bit Sync/Async Binary Down 16-Pin PDIP Bulk
74HC40103N,652 功能描述:計(jì)數(shù)器 IC 8BIT BIN DWN COUNTER SYNCHRONOUS RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
74HC40103N 制造商:NXP Semiconductors 功能描述:IC 74HC CMOS LOGIC