- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369300 > 74ALVC16334DLRG4 (Texas Instruments, Inc.) 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS PDF資料下載
參數(shù)資料
| 型號(hào)： | 74ALVC16334DLRG4 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| 中文描述： | 16位通用總線驅(qū)動(dòng)器，三態(tài)輸出 |
| 文件頁(yè)數(shù)： | 4/13頁(yè) |
| 文件大?。?/td> | 206K |
| 代理商： | 74ALVC16334DLRG4 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
www.ti.com
TIMING REQUIREMENTS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
SWITCHING CHARACTERISTICS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
SWITCHING CHARACTERISTICS
from 0
°
C to 65
°
C, C
L
= 50 pF
OPERATING CHARACTERISTICS
T
A
= 25
°
C
SN74ALVC16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS
SCES128E–FEBRUARY 1998–REVISED SEPTEMBER 2004
V
CC
= 2.5 V
±
0.2 V
MIN
V
CC
= 3.3 V
±
0.3 V
MIN
V
CC
= 1.8 V
V
CC
= 2.7 V
UNIT
MIN
MAX
MAX
150
MIN
MAX
150
MAX
150
f
clock
Clock frequency
(1)
MHz
LE low
CLK high or low
Data before CLK
↑
(1)
3.3
3.3
1.4
1.2
1.4
0.9
1.1
3.3
3.3
1.7
1.6
1.5
0.9
1.1
3.3
3.3
1.5
1.3
1.2
1.1
t
w
Pulse duration
ns
(1)
(1)
t
su
Setup time
CLK high
CLK low
(1)
ns
Data before LE
↑
(1)
Data after CLK
↑
Data after LE
↑
(1)
t
h
Hold time
ns
CLK high or low
(1)
(1)
This information was not available at the time of publication.
V
CC
= 2.5 V
±
0.2 V
MIN
150
1
1
1
1
1
V
CC
= 3.3 V
±
0.3 V
MIN
150
1.1
1.3
1
1.1
1.7
V
CC
= 1.8 V
V
CC
= 2.7 V
FROM
(INPUT)
TO
PARAMETER
UNIT
(OUTPUT)
MIN
TYP
MAX
MIN
150
MAX
MAX
f
max
(1)
MHz
A
LE
CLK
OE
OE
(1)
3.7
4.8
4.4
5.4
4.1
3.6
3.3
4.4
4.1
4.6
4.4
t
pd
Y
(1)
5
ns
(1)
4.5
5.4
4.5
t
en
t
dis
Y
Y
(1)
ns
ns
(1)
(1)
This information was not available at the time of publication.
V
CC
= 3.3 V
0.15 V
MIN
1.2
1.1
FROM
(INPUT)
TO
PARAMETER
UNIT
(OUTPUT)
MAX
3.2
A
t
pd
Y
ns
CLK
4
V
CC
= 1.8 V
TYP
V
CC
= 2.5 V
TYP
31
7
V
CC
= 3.3 V
TYP
36
11
PARAMETER
TEST CONDITIONS
UNIT
Outputs enabled
Outputs disabled
(1)
C
pd
Power dissipation capacitance
C
L
= 0,
f = 10 MHz
pF
(1)
(1)
This information was not available at the time of publication.
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ALVCH16240 | Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 |
| 74ALVCH16240 | Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -40 to 85 |
| 74ALVCH16240T | Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold |
| 74ALVCH16240TX | BUFFER/DRIVER|QUAD|4-BIT|AVC/ALVC-CMOS|TSSOP|48PIN|PLASTIC |
| 74ALVCH16245GRDR | 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ALVC16344APA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 74ALVC16373 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs |
| 74ALVC16373/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Low-Voltage 1.8/2.5/3.3 V 16-Bit D-TYpe Flip-Flop |
| 74ALVC16373DGG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch |
| 74ALVC16373DL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。