參數(shù)資料
型號(hào)： 74ABT16899
廠商： NXP Semiconductors N.V.
英文描述： 18-bit latched transceiver with 16-bit parity generator/checker 3-State
中文描述： 18位鎖存器，16位奇偶發(fā)生器/檢查三態(tài)
文件頁(yè)數(shù)： 8/16頁(yè)
文件大?。?/td> 105K
代理商： 74ABT16899
Philips Semiconductors
Product specification
74ABT16899
74ABTH16899
18-bit latched transceiver with 16-bit
parity generator/checker (3-State)
1998 Feb 25
8
AC CHARACTERISTICS
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
o
C
V
CC
= +5.0V
C
L
= 50pF
R
L
= 500
Typ
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
10%
C
L
= 50pF
R
L
= 500
Min
UNIT
Min
Max
Max
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation delay
An to Bn or Bn to An
1
1.0
1.0
2.7
2.2
4.5
3.5
1.0
1.0
5.5
6.9
ns
Propagation delay
An to BPAR or Bn to APAR
2
2.5
2.5
4.9
5.0
7.2
7.4
2.5
2.5
8.8
8.7
ns
Propagation delay
An to ERRA or Bn to ERRB
3
2.8
2.8
5.0
4.9
9.3
8.0
2.8
2.8
11.0
10.2
ns
Propagation delay
APAR to BPAR or BPAR to APAR
1
1.5
1.5
3.1
2.5
3.9
3.1
1.5
1.5
4.8
3.9
ns
Propagation delay
APAR to ERRA or BPAR to ERRB
6
1.0
1.0
2.5
2.5
3.3
3.3
1.0
1.0
4.3
3.9
ns
Propagation delay
ODD/EVEN to APAR or BPAR
5
2.5
2.5
4.1
3.9
5.1
5.0
2.5
2.5
6.1
5.7
ns
Propagation delay
ODD/EVEN to ERRA or ERRB
4
2.5
2.5
4.1
4.0
6.1
5.5
2.5
2.5
7.1
6.6
ns
Propagation delay
SEL to APAR or BPAR
8
1.5
1.5
3.1
2.6
4.0
3.4
1.5
1.5
5.0
4.2
ns
Propagation delay
SEL to ERRA or ERRB
8
2.5
2.5
5.0
4.4
7.5
5.9
2.5
2.5
8.3
7.1
ns
Propagation delay
LEA to Bn or LEB to An
9
1.0
1.0
3.1
2.8
4.2
4.3
1.0
1.0
5.2
4.7
ns
Propagation delay
LEA to BPAR or LEB to APAR
9
2.8
2.8
5.5
5.1
8.0
7.7
2.8
2.8
9.7
9.1
ns
Propagation delay
LEA to ERRA or LEB to ERRB
7
1.1
1.2
5.4
5.8
8.0
8.0
1.1
1.2
9.2
9.6
ns
Output enable time
OEA to An, APAR or OEB to Bn, BPAR
11, 12
1.0
1.0
2.6
2.3
3.6
3.2
1.0
1.0
5.1
4.5
ns
Output disable time
OEA to An, APAR or OEB to Bn, BPAR
11, 12
2.5
1.5
3.9
2.8
5.6
4.1
2.5
1.5
6.0
4.4
ns
AC SETUP REQUIREMENTS
GND = 0V; t
R
= t
F
= 2.5ns; C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
o
C
V
CC
= +5.0V
C
L
= 50pF
R
L
= 500
Min
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
10%
C
L
= 50pF
R
L
= 500
Min
UNIT
Typ
t
s
(H)
t
s
(L)
t
h
(H)
t
h
(L)
Setup time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
10
1.5
1.0
0.3
–0.1
1.5
1.0
ns
Hold time, High or Low
An, APAR to LEA or Bn, BPAR to LEB
10
1.5
1.0
0.1
–0.2
1.5
1.0
ns
t
w
(H)
Pulse width, High
LEA or LEB
10
3.0
1.0
3.0
ns
相關(guān)PDF資料
PDF描述
74ABTH16899 18-bit latched transceiver with 16-bit parity generator/checker (3-State)(帶16位奇偶發(fā)生器/校驗(yàn)器的18位鎖存收發(fā)器（三態(tài)）)
74ABT16899DGG 18-bit latched transceiver with 16-bit parity generator/checker 3-State
74ABTH16899DGG 18-bit latched transceiver with 16-bit parity generator/checker 3-State
74ABT20PWDH Dual 4-input NAND gate
74ABT20 Dual 4-input NAND gate
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ABT16899DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit latched transceiver with 16-bit parity generator/checker 3-State
74ABT16899DL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit latched transceiver with 16-bit parity generator/checker 3-State
74ABT16899DL,512 功能描述:總線收發(fā)器 18-BIT LATCH XCVR W/PARITY 3-S RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ABT16899DL,518 制造商:NXP Semiconductors 功能描述:
74ABT16899DL-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*