參數(shù)資料
型號: 71M6534-IGTR/F
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 模擬信號調(diào)理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP120
封裝: LEAD FREE, LQFP-120
文件頁數(shù): 110/124頁
文件大?。?/td> 2008K
代理商: 71M6534-IGTR/F
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
86
2007-2009 TERIDIAN Semiconductor Corporation
v1.1
MUX_DIV[3:0]
209D[3:0]
0
R/W
The number of states in the input multiplexer.
MUX_SYNC_E
2020[7]
0
R/W
When set, SEG7 outputs MUX_SYNC. Otherwise, SEG7 is an LCD pin.
OPT_FDC[1:0]
2007[1:0]
0
R/W
Selects the modulation duty cycle for OPT_TX.
OPT_FDC[1:0]
Function
00
50% Low
01
25% Low
10
12.5% Low
11
6.25% Low
OPT_RXDIS
2008[5]
0
R/W
Configures OPT_RX to an analog input to the optical UART comparator or as a digital
input/output, DIO1.
0 = OPT_RX, 1 = DIO1.
OPT_RXINV
2008[4]
0
R/W
Inverts the result from the OPT_RX comparator when 1. Affects only the UART input.
Has no effect when OPT_RX is used as a DIO input.
OPT_TXE[1:0]
2007[7:6]
00
R/W
Configures the OPT_TX output pin.
OPT_TXE[1:0]
Function
00
OPT_TX
01
DIO2
10
WPULSE
11
RPULSE
OPT_TXINV
2008[0]
0
R/W
Inverts OPT_TX when 1. This inversion occurs before modulation.
OPT_TXMOD
2008[1]
0
R/W
Enables modulation of OPT_TX. When OPT_TXMOD is set, OPT_TX is modulated
when it would otherwise have been zero. The modulation is applied after any inver-
sion caused by OPT_TXINV.
PLL_OK
2003[6]
0
R
Indicates that system power is present and the clock generation PLL is settled.
PLS_MAXWIDTH
[7:0]
2080[7:0]
FF
R/W
Determines the maximum width of the pulse (low going pulse).
The maximum pulse width is (2*PLS_MAXWIDTH + 1)*TI. Where TI is PLS_INTERVAL.
If PLS_INTERVAL = 0, TI is the sample time (397 s). If set to 255, pulse width control
is disabled and pulses are output with a 50% duty cycle.
PLS_INTERVAL
[7:0]
2081[7:0]
0
R/W
For PULSE_W and PULSE_V only, if the FIFO is used, PLS_INTERVAL must be set to
81. If PLS_INTERVAL = 0, the FIFO is not used and pulses are output as soon as the
CE issues them.
PLS_INV
2004[6]
0
R/W
Inverts the polarity of the pulse outputs Normally, these pulses are active low. When
inverted, they become active high.
PREBOOT
SFRB2[7]
R
Indicates that the preboot sequence is active.
相關(guān)PDF資料
PDF描述
71M6533H-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6533H-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6533-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6534H-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP120
71M6533-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6541D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度單相電表SoC
71M6541D_1111 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Energy Meter ICs
71M6541D-IGT/F 功能描述:計量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6541D-IGTR/F 功能描述:計量片上系統(tǒng) - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6541DT-IGT/F 制造商:Maxim Integrated Products 功能描述:ENERGY METER ICS - Rail/Tube