- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298480 > 70V18L15PF8 (INTEGRATED DEVICE TECHNOLOGY INC) 64K X 9 DUAL-PORT SRAM, 15 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | 70V18L15PF8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 64K X 9 DUAL-PORT SRAM, 15 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 2/17頁 |
| 文件大?。?/td> | 157K |
| 代理商： | 70V18L15PF8 |
IDT70V18L
High-Speed 3.3V 64K x 9 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
10
NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and
BUSY (M/S = VIH)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual), or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range
70V18L15
Com'l Only
70V18L20
Com'l
& Ind
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
BUSY TIMING (M/S=VIH)
tBAA
BUSY Access Time from Address Match
____
15
____
20
ns
tBDA
BUSY Disable Time from Address Not Matched
____
15
____
20
ns
tBAC
BUSY Access Time from Chip Enable Low
____
15
____
20
ns
tBDC
BUSY Access Time from Chip Enable High
____
15
____
17
ns
tAPS
Arbitration Priority Set-up Time(2)
5
____
5
____
ns
tBDD
BUSY Disable to Valid Data(3)
____
15
____
17
ns
tWH
Write Hold After
BUSY(5)
12
____
15
____
ns
BUSY TIMING (M/S=VIL)
tWB
BUSY Input to Write(4)
0
____
0
____
ns
tWH
Write Hold After
BUSY(5)
12
____
15
____
ns
PORT-TO-PORT DELAY TIMING
tWDD
Write Pulse to Data Delay(1)
____
30
____
45
ns
tDDD
Write Data Valid to Read Data Delay(1)
____
25
____
30
ns
4854 tbl 14
相關PDF資料 |
PDF描述 |
|---|---|
| 70V3319S166BFG | 256K X 18 DUAL-PORT SRAM, 3.6 ns, CBGA208 |
| 70V3319S133BCGI | 256K X 18 DUAL-PORT SRAM, 4.2 ns, CBGA256 |
| 70V9389L9PRFI8 | 64K X 18 DUAL-PORT SRAM, 20 ns, PQFP128 |
| IDT70V9289L9PRF8 | 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP128 |
| 710026-3 | 25 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 70V18L20PF | 功能描述:靜態(tài)隨機存取存儲器 64Kx9 LOW-PWR, 3.3V DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 70V18L20PF8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 3.3V 576K-Bit 64K x 9-Bit 20ns 100-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 3.3V 576KBIT 64KX9 20NS 100TQFP - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:64Kx9 LOW-PWR, 3.3V DUAL-PORT RAM |
| 70V18L20PFI | 功能描述:靜態(tài)隨機存取存儲器 64Kx9 LOW-PWR, 3.3V DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| 70V18L20PFI8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 3.3V 576K-Bit 64K x 9-Bit 20ns 100-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM ASYNC DUAL 3.3V 576KBIT 64KX9 20NS 100TQFP - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:64Kx9 LOW-PWR, 3.3V DUAL-PORT RAM |
| 70V22L20PF | 功能描述:IC SRAM QFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):最後搶購 標準包裝:90 |
發(fā)布緊急采購，3分鐘左右您將得到回復。