M
—
A
M
C
C
O
Table 6-2. Opcode Map
Read-Modify-Write
INH
IX1
SP1
Bit Manipulation
DIR
Branch
REL
Control
INH
Register/Memory
IX2
DIR
DIR
INH
IX
INH
IMM
DIR
EXT
SP2
IX1
SP1
IX
0
1
2
3
4
5
6
9E6
7
8
9
A
B
C
D
9ED
E
9EE
F
0
5
BRSET0
3
DIR
4
BSET0
2
DIR
3
BRA
REL
2
4
NEG
2
DIR
1
NEGA
1
INH
1
NEGX
1
INH
4
NEG
2
IX1
5
NEG
SP1
3
3
NEG
1
IX
4
7
RTI
1
INH
3
BGE
2
REL
2
SUB
2
IMM
3
SUB
2
DIR
4
SUB
3
EXT
4
SUB
3
IX2
5
SUB
SP2
4
3
SUB
2
IX1
4
SUB
SP1
3
2
SUB
1
IX
2
1
5
BRCLR0
3
DIR
4
BCLR0
2
DIR
3
BRN
REL
2
5
CBEQ
3
DIR
4
CBEQA
3
IMM
4
CBEQX
3
IMM
5
CBEQ
3
IX1+
6
CBEQ
4
SP1
CBEQ
2
IX+
4
RTS
1
INH
3
BLT
REL
2
2
CMP
2
IMM
3
CMP
2
DIR
4
CMP
EXT
3
4
CMP
3
IX2
5
CMP
SP2
4
3
CMP
2
IX1
4
CMP
SP1
3
CMP
1
IX
2
2
5
BRSET1
3
DIR
4
BSET1
2
DIR
3
BHI
REL
2
5
MUL
1
INH
7
DIV
1
INH
3
NSA
1
INH
2
DAA
1
INH
3
BGT
2
REL
2
SBC
2
IMM
3
SBC
2
DIR
4
SBC
3
EXT
4
SBC
3
IX2
5
SBC
4
SP2
3
SBC
2
IX1
4
SBC
3
SP1
SBC
1
IX
2
3
5
BRCLR1
3
DIR
4
BCLR1
2
DIR
3
BLS
REL
2
4
COM
2
DIR
1
COMA
1
INH
1
COMX
1
INH
4
COM
2
IX1
5
COM
SP1
3
3
COM
1
IX
3
9
SWI
1
INH
3
BLE
REL
2
2
CPX
2
IMM
3
CPX
2
DIR
4
CPX
3
EXT
4
CPX
3
IX2
5
CPX
SP2
4
3
CPX
2
IX1
4
CPX
SP1
3
CPX
1
IX
2
4
5
BRSET2
3
DIR
4
BSET2
2
DIR
3
BCC
REL
2
4
LSR
2
DIR
1
LSRA
1
INH
1
LSRX
1
INH
4
LSR
2
IX1
5
LSR
SP1
3
LSR
1
IX
4
2
TAP
1
INH
2
TXS
1
INH
2
AND
2
IMM
3
AND
2
DIR
4
AND
3
EXT
4
AND
3
IX2
5
AND
4
SP2
3
AND
2
IX1
4
AND
SP1
3
AND
1
IX
2
5
5
BRCLR2
3
DIR
4
BCLR2
2
DIR
3
BCS
REL
2
4
STHX
2
DIR
3
LDHX
3
IMM
4
LDHX
2
DIR
3
CPHX
3
IMM
CPHX
2
DIR
1
TPA
1
INH
2
TSX
1
INH
2
BIT
2
IMM
3
BIT
2
DIR
4
BIT
3
EXT
4
BIT
3
IX2
5
BIT
SP2
4
3
BIT
2
IX1
4
BIT
SP1
3
BIT
1
IX
2
6
5
BRSET3
3
DIR
4
BSET3
2
DIR
3
BNE
REL
2
4
ROR
2
DIR
1
RORA
1
INH
1
RORX
1
INH
4
ROR
2
IX1
5
ROR
SP1
3
3
ROR
1
IX
3
2
PULA
1
INH
2
LDA
IMM
2
3
LDA
2
DIR
4
LDA
EXT
3
4
LDA
3
IX2
5
LDA
SP2
4
3
LDA
2
IX1
4
LDA
SP1
3
LDA
1
IX
2
7
5
BRCLR3
3
DIR
4
BCLR3
2
DIR
3
BEQ
REL
2
4
ASR
2
DIR
1
ASRA
1
INH
1
ASRX
1
INH
4
ASR
2
IX1
5
ASR
SP1
3
ASR
1
IX
3
2
PSHA
1
INH
1
TAX
1
INH
2
AIS
2
IMM
3
STA
2
DIR
4
STA
EXT
3
4
STA
3
IX2
5
STA
SP2
4
3
STA
2
IX1
4
STA
SP1
3
STA
1
IX
2
8
5
BRSET4
3
DIR
4
BSET4
2
DIR
3
BHCC
2
REL
4
LSL
2
DIR
1
LSLA
1
INH
1
LSLX
1
INH
4
LSL
2
IX1
5
LSL
SP1
3
LSL
1
IX
3
2
PULX
1
INH
1
CLC
1
INH
2
EOR
2
IMM
3
EOR
2
DIR
4
EOR
3
EXT
4
EOR
3
IX2
5
EOR
SP2
4
3
EOR
2
IX1
4
EOR
SP1
3
EOR
1
IX
2
9
5
BRCLR4
3
DIR
4
BCLR4
2
DIR
3
BHCS
REL
2
4
ROL
2
DIR
1
ROLA
1
INH
1
ROLX
1
INH
4
ROL
2
IX1
5
ROL
SP1
3
ROL
1
IX
3
2
PSHX
1
INH
1
SEC
1
INH
2
ADC
2
IMM
3
ADC
2
DIR
4
ADC
3
EXT
4
ADC
3
IX2
5
ADC
4
SP2
3
ADC
2
IX1
4
ADC
SP1
3
ADC
1
IX
2
A
5
BRSET5
3
DIR
4
BSET5
2
DIR
3
BPL
REL
2
4
DEC
2
DIR
1
DECA
1
INH
1
DECX
1
INH
4
DEC
2
IX1
5
DEC
SP1
3
DEC
1
IX
4
2
PULH
1
INH
2
CLI
1
INH
2
ORA
2
IMM
3
ORA
2
DIR
4
ORA
3
EXT
4
ORA
3
IX2
5
ORA
SP2
4
3
ORA
2
IX1
4
ORA
SP1
3
ORA
1
IX
2
B
5
BRCLR5
3
DIR
4
BCLR5
2
DIR
3
BMI
REL
2
5
DBNZ
3
DIR
3
DBNZA
2
INH
3
DBNZX
2
INH
5
DBNZ
3
IX1
6
DBNZ
SP1
4
DBNZ
2
IX
3
2
PSHH
1
INH
2
SEI
1
INH
2
ADD
2
IMM
3
ADD
2
DIR
4
ADD
3
EXT
4
ADD
3
IX2
5
ADD
4
SP2
3
ADD
2
IX1
4
ADD
SP1
3
ADD
1
IX
2
C
5
BRSET6
3
DIR
4
BSET6
2
DIR
3
BMC
REL
2
4
INC
2
DIR
1
INCA
1
INH
1
INCX
1
INH
4
INC
2
IX1
5
INC
3
SP1
INC
1
IX
2
1
CLRH
1
INH
1
RSP
1
INH
2
JMP
2
DIR
3
JMP
EXT
3
4
JMP
3
IX2
3
JMP
2
IX1
JMP
1
IX
4
D
5
BRCLR6
3
DIR
4
BCLR6
2
DIR
3
BMS
REL
2
3
TST
2
DIR
1
TSTA
1
INH
1
TSTX
1
INH
3
TST
2
IX1
4
TST
SP1
3
TST
1
IX
4
1
NOP
1
INH
4
BSR
2
REL
4
JSR
2
DIR
5
JSR
EXT
3
6
JSR
3
IX2
5
JSR
2
IX1
JSR
1
IX
2
E
5
BRSET7
3
DIR
4
BSET7
2
DIR
3
BIL
REL
2
5
MOV
3
DD
4
MOV
DIX+
2
4
MOV
3
IMD
MOV
IX+D
2
1
STOP
1
INH
*
2
LDX
IMM
2
3
LDX
2
DIR
4
LDX
EXT
3
4
LDX
3
IX2
5
LDX
SP2
4
3
LDX
2
IX1
4
LDX
SP1
3
LDX
1
IX
2
F
5
BRCLR7
3
DIR
4
BCLR7
2
DIR
3
BIH
REL
2
3
CLR
2
DIR
1
CLRA
1
INH
1
CLRX
1
INH
3
CLR
2
IX1
4
CLR
3
SP1
2
CLR
1
IX
1
WAIT
1
INH
1
TXA
1
INH
2
AIX
2
IMM
3
STX
2
DIR
4
STX
EXT
3
4
STX
3
IX2
5
STX
SP2
4
3
STX
2
IX1
4
STX
SP1
3
STX
1
IX
INH Inherent
IMM Immediate
DIR Direct
EXT Extended
DD
Direct-Direct
IX+D Indexed-Direct
*
Pre-byte for stack pointer indexed instructions
REL Relative
IX
Indexed, No Offset
IX1
Indexed, 8-Bit Offset
IX2
Indexed, 16-Bit Offset
IMD Immediate-Direct
DIX+ Direct-Indexed
SP1 Stack Pointer, 8-Bit Offset
SP2 Stack Pointer, 16-Bit Offset
IX+
Indexed, No Offset with
Post Increment
IX1+ Indexed, 1-Byte Offset with
Post Increment
0
High Byte of Opcode in Hexadecimal
Low Byte of Opcode in Hexadecimal
0
5
BRSET0
3
DIR
Cycles
Opcode Mnemonic
Number of Bytes / Addressing Mode
MSB
LSB
MSB
LSB