- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962F9215315VMC 32K X 8 STANDARD SRAM, 70 ns, CDIP28 PDF資料下載
參數(shù)資料
| 型號： | 5962F9215315VMC |
| 元件分類： | SRAM |
| 英文描述： | 32K X 8 STANDARD SRAM, 70 ns, CDIP28 |
| 封裝： | 0.600 X 1.400 INCH, 0.100 INCH PITCH, SIDE BRAZED, CERAMIC, DIP-28 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 144K |
| 代理商： | 5962F9215315VMC |
3
WRITE CYCLE
A combination of W less than VIL(max), E1 less than VIL(max),
and E2 greater than VIH(min) defines a write cycle. The state of
G is a “don’t care” for a write cycle. The outputs are placed in
the high-impedance state when either G is greater than
VIH(min), or when W is less than VIL(max).
Write Cycle 1, the Write Enable-controlled Access shown in
figure 4a, is defined by a write terminated by W going high, with
E1 and E2 still active. The write pulse width is defined by tWLWH
when the write is initiated by W, and by tETWH when the write
is initiated by the latter of E1 or E2. Unless the outputs have
been previously placed in the high-impedance state by G, the
user must wait tWLQZ before applying data to the eight
bidirectional pins DQ(7:0) to avoid bus contention.
Write Cycle 2, the Chip Enable-controlled Access shown in
figure 4b, is defined by a write terminated by the latter of E1 or
E2 going inactive. The write pulse width is defined by tWLEF
when the write is initiated by W, and by tETEF when the write
is initiated by the latter of E1 or E2 going active. For the W
initiated write, unless the outputs have been previously placed
in the high-impedance state by G, the user must wait tWLQZ
before applying data to the eight bidirectional pins DQ(7:0) to
avoid bus contention.
RADIATION HARDNESS
The UT7156 SRAM incorporates special design and layout
features which allow operation in high-level radiation
environments.
Table 2. Radiation Hardness
Design Specifications1
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. 10% worst case particle environment, Geosynchronous orbit, 0.025 mils of
Aluminum.
Total Dose
1.0E6
rads(Si)
Error Rate2
1.0E-10
Errors/Bit-Day
相關PDF資料 |
PDF描述 |
|---|---|
| 5962H9215315QMA | 32K X 8 STANDARD SRAM, 70 ns, CDIP28 |
| 5962R9581901QQX | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| 59K16A-102T4 | CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP, JACK |
| 59K16A-106T4 | CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP, JACK |
| 59K16A-109T4 | CABLE TERMINATED, FEMALE, RF CONNECTOR, CRIMP, JACK |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F9218301VXA | 制造商:STMicroelectronics 功能描述:HEX SCHMITT INVERTER RHFACT14K02V - Bulk |
| 5962F9553601VHA | 功能描述:運算放大器 - 運放 RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| 5962F9553601VPA | 功能描述:運算放大器 - 運放 RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| 5962F9553601VXA | 功能描述:運算放大器 - 運放 RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| 5962F9560401QPA | 功能描述:運算放大器 - 運放 RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。