- 您現在的位置：買賣IC網 > PDF目錄67321 > 5962F0520601VZC PROPRIETARY METHOD ADC, CQFP128 PDF資料下載
參數資料
| 型號： | 5962F0520601VZC |
| 元件分類： | ADC |
| 英文描述： | PROPRIETARY METHOD ADC, CQFP128 |
| 封裝： | CERAMIC, QFP-128 |
| 文件頁數： | 6/42頁 |
| 文件大?。?/td> | 1310K |
| 代理商： | 5962F0520601VZC |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Typical Electrical Characteristics (Continued)
AC Parameters
The following specifications apply after calibration for V
A = VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential
870mV
P-P, CL = 10 pF, Differential, a.c. coupled Sinewave Input Clock, fCLK = 1 GHz at 0.5VP-P with 50% duty cycle, VBG = Floating,
Non-Extended Control Mode, SDR Mode, R
EXT = 3300 ±0.1%, Analog Signal Source Impedance = 100Ω Differential. (Notes 5,
Symbol
Parameters
Conditions
Notes
Typical
(Note 7)
Units
f
CLK1
Maximum Input Clock Frequency
DES Mode
1.0
GHz
f
CLK2
Minimum Input Clock Frequency
Normal Mode (non DES)
200
MHz
f
CLK2
Minimum Input Clock Frequency
DES Mode
500
MHz
Input Clock Duty Cycle
200 MHz
≤ Input clock frequency
≤ 1 GHz (Normal Mode)
50
% (min)
% (max)
Input Clock Duty Cycle
500 MHz
≤ Input clock frequency
≤ 1 GHz (DES Mode)
50
% (min)
% (max)
t
CL
Input Clock Low Time
500
ps (min)
t
CH
Input Clock High Time
500
ps (min)
DCLK Duty Cycle
50
% (min)
% (max)
t
RS
Reset Setup Time
150
ps
t
RH
Reset Hold Time
250
ps
t
SD
Syncronizing Edge to DCLK Output
Delay
f
CLKIN = 1.0 GHz
3.53
ns
f
CLKIN = 200 MHz
3.85
ns
t
LHT
Differential Low to High Transition
Time
10% to 90%, C
L = 2.5 pF
250
ps
t
HLT
Differential High to Low Transition
Time
10% to 90%, C
L = 2.5 pF
250
ps
t
OSK
DCLK to Data Output Skew
50% of DCLK transition to 50% of Data
transition, SDR Mode
and DDR Mode, 0° DCLK
±50
ps (max)
t
SU
Data to DCLK Set-Up Time
DDR Mode, 90° DCLK
1
ns
t
H
DCLK to Data Hold Time
DDR Mode, 90° DCLK
1
ns
t
AD
Sampling (Aperture) Delay
Input CLK+ Fall to Acquisition of Data
1.3
ns
t
AJ
Aperture Jitter
0.4
ps rms
t
OD
Input Clock to Data Output Delay (in
addition to Pipeline Delay)
50% of Input Clock transition to 50% of
Data transition
3.1
ns
Pipeline Delay (Latency)
DI Outputs
(Notes 10,
13
Input Clock
Cycles
DId Outputs
14
DQ Outputs Normal Mode
13
DQ Outputs DES Mode
13.5
DQd Outputs Normal Mode
14
DQd Outputs Normal Mode
14.5
Over Range Recovery Time
Differential V
IN step from ±1.2V to 0V to
get accurate conversion
1
Input Clock
Cycle
t
WU
PD low to Rated Accuracy Conversion
(Wake-Up Time)
500
ns
f
SCLK
Serial Clock Frequency
100
MHz
t
SSU
Data to Serial Clock Setup Time
2.5
ns (min)
t
SH
Data to Serial Clock Hold Time
1
ns (min)
t
CAL
Calibration Cycle Time
7.1x105
Clock Cycles
www.national.com
14
ADC08D1000QML
相關PDF資料 |
PDF描述 |
|---|---|
| 5962-0623101HUC | 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE |
| 5962-0623101HUA | 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE |
| 5962-0623101HYC | 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE |
| 5962-0623101HYA | 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE |
| 5962-0623101HXC | 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 5962F0521201VXC | 制造商:STMicroelectronics 功能描述:16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLO- W/BUS HOLD, 3.3 VOLT. - Bulk |
| 5962F1023501KXA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K4A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K5A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K6A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。