- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67337 > 5962-9466201MJA (NATIONAL SEMICONDUCTOR CORP) SERIAL INPUT LOADING, 1.8 us SETTLING TIME, 10-BIT DAC, CDIP24 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-9466201MJA |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 1.8 us SETTLING TIME, 10-BIT DAC, CDIP24 |
| 封裝： | CERAMIC, DIP-24 |
| 文件頁(yè)數(shù)： | 14/14頁(yè) |
| 文件大?。?/td> | 472K |
| 代理商： | 5962-9466201MJA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)
Applications Information
FUNCTIONAL DESCRIPTION
The DAC1054 is a monolithic quad 10-bit digital-to-analog
converter that is designed to operate on a single 5V supply
Each of the four units is comprised of an input register a
DAC register a shift register a current output DAC and an
output amplifier In addition the DAC1054 has an onboard
bandgap reference and a logic unit which controls the inter-
nal operation of the DAC1054 and interfaces it to micro-
processors
Each of the four internal 10-bit DACs uses a modified R-2R
ladder to effect the digital-to-analog conversion
(Figure 5)
The resistances corresponding to the 2 most significant bits
are segmented to reduce glitch energy and to improve
matching The bottom of the ladder has been modified so
that the voltage across the LSB resistor is much larger than
the input offset voltage of the buffer amplifier The input
digital code determines the state of the switches in the lad-
der network An internal EEPROM which is programmed at
the factory is used to correct for linearity errors in the resis-
tor ladder of each of the four internal DACs The codes
stored in the EEPROM’s memory locations are converted to
a current IEEPROM with a small trim DAC The sum of cur-
rents IOUT1 and IOUT2 is fixed and is given by
IOUT1 a IOUT2 e
VREFbVBIAS
R
J 1023
1024
The current output IOUT2 summed with the correction cur-
rent IEEPROM is applied to the internal output amplifier and
converted to a voltage The output voltage of each DAC is a
function of VBIAS VREF and the digital input word and is
given by
VOUTe2(VREFbVBIAS)
DATA
1024
a
2047
512
VBIASb
1023
512
VREF
The output voltage range for each DAC is 03V – 28V This
range can be achieved by using the internal 265V reference
and a voltage divider network which provides a VBIAS of
140V
(Figure 6) In this case the DAC transfer function is
VOUT e 25
(DATA)
1024
a
030244
The output impedance of any external reference that is
used will affect the accuracy of the conversion In order that
this error be less than
LSB the output impedance of the
external reference must be less than 2X
TLH11437 – 16
FIGURE 5 Equivalent Circuit of R-2R Ladder and Output Amplifier
TLH11437 – 17
FIGURE 6 Generating a VBIAS e 140V from the Internal Reference Typical Application
9
Obsolete
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9466401MEA | PHASE LOCKED LOOP, 1.4 MHz, CDIP16 |
| 5962-9466401MEX | PHASE LOCKED LOOP, CDIP16 |
| 5962-9466401MEA | PHASE LOCKED LOOP, CDIP16 |
| 5962-9064001CA | QUAD 1-CHANNEL, SGL POLE SGL THROW SWITCH, CDIP14 |
| 7901502EA | 4-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 59629466401MEA | 制造商:TI 功能描述:CD4046BF3A |
| 5962-9466401MEA | 制造商:Texas Instruments 功能描述:PLL Single 0.3MHz to 2.4MHz 16-Pin CDIP Tube 制造商:Texas Instruments 功能描述:CD4046BF3A - Rail/Tube |
| 5962-9466902Q9C | 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 40MHZ 25MIPS XCEPT - Gel-pak, waffle pack, wafer, diced wafer on film |
| 5962-9466902QXA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 40MHZ 20MIPS 325CPGA - Rail/Tube |
| 5962-9466902QXC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。