參數(shù)資料
型號: 403GCX-3JC80C2A
元件分類: 復(fù)位半導(dǎo)體
英文描述: 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
中文描述: 32位微處理器
文件頁數(shù): 13/48頁
文件大小: 768K
代理商: 403GCX-3JC80C2A
IBM PowerPC 403GC
13
GND
90
K13
Ground. All ground pins must be used.
101 G12
Ground. All ground pins must be used.
102 H12
Ground. All ground pins must be used.
111 E12
Ground. All ground pins must be used.
121 G8
Ground. All ground pins must be used.
130 B10
Ground. All ground pins must be used.
141 C7
Ground. All ground pins must be used.
150 A5
Ground. All ground pins must be used.
Halt
9
D4
I
Halt from external debugger, active low.
HoldAck
134 B9
O
Hold Acknowledge. HoldAck outputs a logic 1 when the 403GC
relinquishes its external buses to an external bus master. HoldAck
outputs a logic 0 when the 403GC regains control of the bus.
HoldReq
14
F2
I
Hold Request. External bus masters can request the 403GC bus by
placing a logic1 on this pin. The external bus master relinquishes the
bus to the 403GC by deasserting HoldReq.
INT0
31
K3
I
Interrupt 0. INT0 is an interrupt input to the 403GC and users may
program the pin to be either edge-triggered or level-triggered and
may also program the polarity to be active high or active low. The
IOCR contains the bits necessary to program the trigger type and
polarity.
INT1
32
K2
I
Interrupt 1. See description of INT0.
INT2
33
K4
I
Interrupt 2. See description of INT0.
INT3
34
L1
I
Interrupt 3. See description of INT0.
INT4
35
L3
I
Interrupt 4. See description of INT0.
IVR
39
Interface voltage reference. When connected to 3.3V supply, allows
the device to interface to an exclusively 3V system. When connected
to 5V supply, allows the device to interface to 5V or mixed 3V/5V
system. If any input or output connects to 5V system, this pin must
be connected to 5V supply.
OE/XSize1
126 B11
O/I
Output Enable / External Master Transfer Size 1. When the 403GC
is bus master, OE enables the selected SRAMs to drive the data
bus. The timing parameters of OE relative to the chip select, CS, are
programmable via bits in the 403GC bank registers.
When the 403GC is not bus master, OE/XSize1 is used as one of
two external transfer size input bits, XSize0:1.
Ready
13
E4
I
Ready. Ready is used to insert externally generated (device-paced)
wait states into bus transactions. The Ready pin is enabled via the
Ready Enable bit in 403GC bank registers.
RecvD
27
J3
I
Serial Port Receive Data.
Table 4. 403GC Signal Descriptions
Signal
Name
Pin
Ball
I/O
Type
Function
相關(guān)PDF資料
PDF描述
PPC403GC-JA25C1 32-Bit Microprocessor
PPC403GC-JA33C1 32-Bit Microprocessor
PPC403GC-JA40C1 32-Bit Microprocessor
403G Standard LED Lamp
403HR 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
403GG1K 功能描述:NTC Thermistor 40k DO-204AH, DO-35, Axial 制造商:us sensor 系列:- 包裝:散裝 零件狀態(tài):要求報價 25°C 時歐姆阻值:40k 電阻容差:±10% B 值容差:- B0/50:3575K B25/50:- B25/75:- B25/85:- B25/100:- 工作溫度:300°C 功率 - 最大值:- 長度 - 引線:1.00"(25.40mm) 安裝類型:通孔 封裝/外殼:DO-204AH,DO-35,軸向 標(biāo)準(zhǔn)包裝:1
403-GRAY 功能描述:罩類、盒類及殼類產(chǎn)品 PLAST BOX 5.62X3.25 RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
403HA001NF2524MH 制造商:Glenair Inc 功能描述:MILITARY ACCESSORY - Bulk 制造商:Glenair Inc 功能描述:Glenair
403HB001NF1512MC 功能描述:環(huán)形MIL規(guī)格后蓋 TAG RING ENV RC LOW 45DEG MED CLAMP RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy
403HR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Standard LED Lamp