- 您現在的位置：買賣IC網 > PDF目錄371435 > 28F200BL-TB (Intel Corp.) 2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY PDF資料下載
參數資料
| 型號： | 28F200BL-TB |
| 廠商： | Intel Corp. |
| 英文描述： | 2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| 中文描述： | 2兆位（128K的× 16，256K × 8）低功耗啟動塊閃存系列 |
| 文件頁數： | 29/55頁 |
| 文件大?。?/td> | 636K |
| 代理商： | 28F200BL-TB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
E
4.2.1
2-MBIT SmartVoltage BOOT BLOCK FAMILY
29
SEE NEW DESIGN RECOMMENDATIONS
APPLYING VCC VOLTAGES
When applying V
CC
voltage to the device, a delay
may be required before initiating device operation,
depending on the V
CC
ramp rate. If V
CC
ramps
slower than 1V/100 μs (0.01 V/μs) then no delay is
required. If V
CC
ramps faster than 1V/100 μs (0.01
V/μs), then a delay of 2 μs is required before
initiating device operation. RP# = GND is
recommended during power-up to protect against
spurious write signals when V
CC
is between V
LKO
and V
CCMIN
.
V
CC
Ramp Rate
Required Timing
≤
1V/100
μ
s
No delay required.
> 1V/100
μ
s
A delay time of 2
μ
s is required before any device operation is initiated, including read
operations, command writes, program operations, and erase operations. This delay
is
measured beginning from the time V
CC
reaches V
CCMIN
(3.0 V for 3.3
±
0.3 V operation;
and 4.5 V for 5 V operation).
NOTES:
1.
2.
These requirements must be strictly followed to guarantee all other read and write specifications.
To switch between 3.3 V and 5 V operation, the system should first transition V
from the existing voltage range to GND,
and then to the new voltage. Any time the V
CC
supply drops below V
CCMIN
, the chip may be reset, aborting any operations
pending or in progress.
These guidelines must be followed for any V
CC
transition from GND.
3.
4.3
T
A
= 25 °C, f = 1 MHz
Capacitance
Symbol
Parameter
Note
Typ
Max
Unit
Conditions
C
IN
Input Capacitance
1
6
8
pF
V
IN
= 0 V
C
OUT
Output Capacitance
1, 2
10
12
pF
V
OUT
= 0 V
NOTES:
1. Sampled, not 100% tested.
2. For the 28F002B, address pin A
10
follows the C
OUT
capacitance numbers.
相關PDF資料 |
PDF描述 |
|---|---|
| 28F3204W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F320W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F6408W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F640W30 | 1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F320B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 28F200BV-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 28F200BV-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 28F200BV-T/B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| 28F200BV-TB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 28F200BX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復。