- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371407 > 25AA512 (Microchip Technology Inc.) 512 Kbit SPI Bus Serial EEPROM PDF資料下載
參數(shù)資料
| 型號： | 25AA512 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 512 Kbit SPI Bus Serial EEPROM |
| 中文描述： | 512千位SPI總線串行EEPROM |
| 文件頁數(shù)： | 6/32頁 |
| 文件大小： | 485K |
| 代理商： | 25AA512 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
25AA512/25LC512
DS22021B-page 6
Preliminary
2007 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
2.1
Principles of Operation
The 25XX512 is a 65,536 byte Serial EEPROM
designed to interface directly with the Serial Periph-
eral Interface (SPI) port of many of today’s popular
microcontroller families, including Microchip’s PIC
microcontrollers. It may also interface with microcon-
trollers that do not have a built-in SPI port by using
discrete I/O lines programmed properly in firmware to
match the SPI protocol.
The 25XX512 contains an 8-bit instruction register. The
device is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. The CS pin must
be low and the HOLD pin must be high for the entire
operation.
Table 2-1 contains a list of the possible instruction
bytes and format for device operation. All instructions,
addresses, and data are transferred MSB first, LSB
last.
Data (SI) is sampled on the first rising edge of SCK
after CS goes low. If the clock line is shared with other
peripheral devices on the SPI bus, the user can assert
the HOLD input and place the 25XX512 in ‘HOLD’
mode. After releasing the HOLD pin, operation will
resume from the point when the HOLD was asserted.
BLOCK DIAGRAM
TABLE 2-1:
INSTRUCTION SET
SI
SO
SCK
HOLD
WP
CS
STATUS
Register
I/O Control
Logic
Memory
Control
Logic
X
Dec
HV Generator
EEPROM
Array
Page Latches
Y Decoder
Sense Amp.
R/W Control
V
CC
V
SS
Instruction Name
Instruction Format
Description
READ
WRITE
WREN
WRDI
RDSR
WRSR
PE
SE
CE
RDID
DPD
0000 0011
0000 0010
0000 0110
0000 0100
0000 0101
0000 0001
0100 0010
1101 1000
1100 0111
1010 1011
1011 1001
Read data from memory array beginning at selected address
Write data to memory array beginning at selected address
Set the write enable latch (enable write operations)
Reset the write enable latch (disable write operations)
Read STATUS register
Write STATUS register
Page Erase – erase one page in memory array
Sector Erase – erase one sector in memory array
Chip Erase – erase all sectors in memory array
Release from Deep power-down and read electronic signature
Deep Power-Down mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 25AMB12026MB | SINGLE PHASE BRIDGE |
| 25AMB12036MB | SINGLE PHASE BRIDGE |
| 25A | SCHOTTKY RECTIFIER |
| 25C128 | 128K 5.0V SPI Bus Serial EEPROM(4.5~5.5V,128K位,SPI總線串行EEPROM) |
| 25LC128 | 128K 5.0V SPI Bus Serial EEPROM(2.5~5.5V,128K位,SPI總線串行EEPROM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 25AA512_10 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512-1/MF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512-1/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512-1/SN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
| 25AA512-E/MF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:512 Kbit SPI Bus Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。