- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄351841 > 24LC164 3.3V 64k x 40 NV SRAM SIMM PDF資料下載
參數(shù)資料
| 型號： | 24LC164 |
| 英文描述： | 3.3V 64k x 40 NV SRAM SIMM |
| 中文描述： | 串行EEPROM |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 163K |
| 代理商： | 24LC164 |
1999 Microchip Technology Inc.
DS21101G-page 5
24LC174
3.6
Device Addressing and Operation
A control byte is the rst byte received following the
start condition from the master device. The rst bit is
always a one. The next three bits of the control byte are
the device select bits (A2, A1, A0). They are used to
select which of the eight devices are to be accessed.
The A1 bit must be the inverse of the A1 device select
pin.
The next three bits of the control byte are the block
select bits (B2, B1, B0). They are used by the master
device to select which of the eight 256 word blocks of
memory are to be accessed. These bits are in effect
the three most signicant bits of the word address.
The last bit of the control byte denes the operation to
be performed. When set to one a read operation is
selected, when set to zero a write operation is selected.
Following the start condition, the 24LC174 looks for the
slave address for the device selected. Depending on
the state of the R/W bit, the 24LC174 will select a read
or write operation.
FIGURE 3-2:
CONTROL BYTE
ALLOCATION
Operation
Control Code
Block Select
R/W
Read
1
A2 A1 A0 Block Address
1
Write
1
A2 A1 A0 Block Address
0
SLAVE ADDRESS
1A2
A1
A0
B2
B1
B0
R/W A
START
READ/WRITE
MSB
LSB
4.0
WRITE OPERATION
4.1
Byte Write
Following the start condition from the master, the
device code (4 bits), the block address (3 bits), and the
R/W bit which is a logic low is placed onto the bus by
the master transmitter. This indicates to the addressed
slave receiver that a byte with a word address will follow
after it has generated an acknowledge bit during the
ninth clock cycle. Therefore the next byte transmitted by
the master is the word address and will be written into
the address pointer of the 24LC174. After receiving
another acknowledge signal from the 24LC174 the
master device will transmit the data word to be written
into the addressed memory location. The 24LC174
acknowledges again and the master generates a stop
condition. This initiates the internal write cycle, and
during this time the 24LC174 will not generate acknowl-
edge signals (Figure 4-1).
4.2
Page Write
The write control byte, word address and the rst data
byte are transmitted to the 24LC174 in the same way as
in a byte write. But instead of generating a stop condi-
tion the master transmits up to 16 data bytes to the
24LC174 which are temporarily stored in the on-chip
page buffer and will be written into the memory after the
master has transmitted a stop condition. After the
receipt of each word, the four lower order address
pointer bits are internally incremented by one. The
higher order seven bits of the word address remains
constant. If the master should transmit more than 16
words prior to generating the stop condition, the
address counter will roll over and the previously
received data will be overwritten. As with the byte write
operation, once the stop condition is received an inter-
nal write cycle will begin (Figure 7.3).
Note:
Page write operations are limited to writing
bytes within a single physical page,
regardless of the number of bytes actually
being written. Physical page boundaries
start at addresses that are integer multiples
of the page buffer size (or page size) and
end at addresses that are integer multiples
of [page size - 1]. If a page write command
attempts to write across a physical page
boundary, the result is that the data wraps
around to the beginning of the current page
(overwriting data previously stored there),
instead of being written to the next page as
might be expected. It is therefore neces-
sary for the application software to prevent
page write operations that would attempt to
cross a page boundary.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24LC32AISN | I2C Serial EEPROM |
| 24LC32AP | I2C Serial EEPROM |
| 24LC32ASM | I2C Serial EEPROM |
| 24LC32ASN | I2C Serial EEPROM |
| 24LC32ATISM | I2C Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24LC164/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| 24LC164-/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K 2.5V Cascadable I2C⑩ Serial EEPROM |
| 24LC164-/PQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K 2.5V Cascadable I2C⑩ Serial EEPROM |
| 24LC164-/PSQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:16K 2.5V Cascadable I2C⑩ Serial EEPROM |
| 24LC164/SN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。