- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368878 > 24C04 (意法半導(dǎo)體) 4 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection PDF資料下載
參數(shù)資料
| 型號(hào)： | 24C04 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | EEPROM |
| 英文描述： | 4 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
| 中文描述： | 4千位串行I2C總線的EEPROM與用戶(hù)定義的塊寫(xiě)保護(hù) |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大小： | 125K |
| 代理商： | 24C04 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
ory address bits (A7-A3) are the same inside one
block. The master sends from one up to 8 bytes of
data, which are each acknowledged by the mem-
ory. After each byte is transfered, the internal byte
address counter (3 least significant bits only) is
incremented. The transfer is terminated by the
master generating a STOP condition. Care must be
taken to avoid address counter ’roll-over’ which
could result in data being overwritten. Note that, for
any write mode, the generation by the master of the
STOP condition starts the internal memory pro-
gram cycle. All inputs are disabled until the comple-
tion of this cycle and the memory will not respond
to any request.
Minimizing System Delays by Polling On ACK.
During the internal write cycle, the memory discon-
nects itself from the bus in order to copy the data
from the internal latches to the memory cells. The
maximum value of the write time (t
W
) is given in the
AC Characteristics table, since the typical time is
shorter, the time seen by the system may be re-
duced by an ACK polling sequence issued by the
master.
WRITE Cycle
in Progress
AI01099B
Next
Operation is
Addressing the
Memory
START Condition
DEVICE SELECT
with RW = 0
ACK
Returned
YES
NO
YES
NO
ReSTART
STOP
Proceed
WRITE Operation
Proceed
Random Address
READ Operation
Send
Byte Address
First byte of instruction
with RW = 0 already
decoded by ST24xxx
Figure 8. Write Cycle Polling using ACK
AI00855B
1FFh
b7
b3 b2
X
X
100h
Block 1
Block 0
Protect Flag
Enable = 0
Disable = 1
8 byte
boundary
address
Protect Location
Figure 7. Memory Protection
9/16
ST24/25C04, ST24/25W04
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24C08 | 8 Kbit Serial I2C Bus EEPROM with User-Defined Block Write Protection |
| 24C08 | CMOS IC 2-WIRE BUS 8K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 1K X 8 BIT EEPROM |
| 24C08 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24C08B-EP | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 24C08B-ESL | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24C04 WAF | 制造商:Microchip Technology Inc 功能描述: |
| 24C04/P | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 24C040-EP | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:4K SPI ⑩ Bus Serial EEPROM |
| 24C040-ESN | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:4K SPI ⑩ Bus Serial EEPROM |
| 24C040-EST | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:4K SPI ⑩ Bus Serial EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。