參數(shù)資料
型號(hào): 16F84
廠商: Microchip Technology Inc.
英文描述: CAT 5E CROSSOVER, BLUE 15 FT PATCH CABLE
中文描述: 18引腳閃存/ EEPROM的8位微控制器
文件頁(yè)數(shù): 18/124頁(yè)
文件大小: 1322K
代理商: 16F84
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
PIC16F8X
DS30430C-page 18
1998 Microchip Technology Inc.
4.3
Program Counter: PCL and PCLATH
The Program Counter (PC) is 13-bits wide. The low
byte is the PCL register, which is a readable and
writable register. The high byte of the PC (PC<12:8>) is
not directly readable nor writable and comes from the
PCLATH register. The PCLATH (PC latch high) register
is a holding register for PC<12:8>. The contents of
PCLATH are transferred to the upper byte of the
program counter when the PC is loaded with a new
value. This occurs during a
CALL, GOTO
or a write to
PCL. The high bits of PC are loaded from PCLATH as
shown in Figure 4-1.
FIGURE 4-1:
LOADING OF PC IN
DIFFERENT SITUATIONS
4.3.1
COMPUTED GOTO
A computed GOTO is accomplished by adding an offset
to the program counter (
ADDWF PCL
). When doing a table
read using a computed GOTO method, care should be
exercised if the table location crosses a PCL memory
boundary (each 256 word block). Refer to the application
note “Implementing a Table Read” (AN556).
4.3.2
PROGRAM MEMORY PAGING
The PIC16F83 and PIC16CR83 have 512 words of pro-
gram memory. The PIC16F84 and PIC16CR84 have
1K of program memory. The
CALL
and
GOTO
instruc-
tions have an 11-bit address range. This 11-bit address
range allows a branch within a 2K program memory
page size. For future PIC16F8X program memory
expansion, there must be another two bits to specify
the program memory page. These paging bits come
from the PCLATH<4:3> bits (Figure 4-1). When doing a
CALL
or a
GOTO
instruction, the user must ensure that
these page bits (PCLATH<4:3>) are programmed to
the desired program memory page. If a
CALL
instruc-
tion (or interrupt) is executed, the entire 13-bit PC is
“pushed” onto the stack (see next section). Therefore,
manipulation of the PCLATH<4:3> is not required for
the return instructions (which “pops” the PC from the
stack).
4.4
Stack
The PIC16FXX has an 8 deep x 13-bit wide hardware
stack (Figure 4-1). The stack space is not part of either
program or data space and the stack pointer is not
readable or writable.
The entire 13-bit PC is “pushed” onto the stack when a
CALL
instruction is executed or an interrupt is acknowl-
edged. The stack is “popped” in the event of a
RETURN,
RETLW
or a
RETFIE
instruction execution. PCLATH is
not affected by a push or a pop operation.
The stack operates as a circular buffer. That is, after the
stack has been pushed eight times, the ninth push over-
writes the value that was stored from the first push. The
tenth push overwrites the second push (and so on).
If the stack is effectively popped nine times, the PC
value is the same as the value from the first pop.
PC
12
8 7
0
5
PCLATH<4:0>
PCLATH
INST with PCL
as dest
ALU result
GOTO, CALL
Opcode <10:0>
8
PC
12 11 10
0
11
PCLATH<4:3>
PCH
PCL
8 7
2
PCLATH
PCH
PCL
Note:
The PIC16F8X ignores the PCLATH<4:3>
bits, which are used for program memory
pages 1, 2 and 3 (0800h - 1FFFh). The
use of PCLATH<4:3> as general purpose
R/W bits is not recommended since this
may affect upward compatibility with
future products.
Note:
There are no instruction mnemonics
called push or pop. These are actions that
occur from the execution of the
CALL,
RETURN, RETLW,
and
RETFIE
instruc-
tions, or the vectoring to an interrupt
address.
Note:
There are no status bits to indicate stack
overflow or stack underflow conditions.
相關(guān)PDF資料
PDF描述
16F84A CAT 5E CROSSOVER PATCH CORD CABLE BLUE 20 FT
16F871 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT
16F872 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 10 FT
16F876A 28/40-pin Enhanced FLASH Microcontrollers
16F876 CAT 5E CROSSOVER, GREEN 15 FT PATCH CABLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
16F84A 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:18-pin Enhanced Flash/EEPROM 8-Bit Microcontroller
16F870 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-Pin 8-Bit CMOS FLASH Microcontrollers
16F871 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-Pin 8-Bit CMOS FLASH Microcontrollers
16F872 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28-Pin, 8-Bit CMOS FLASH Microcontroller
16F876 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-pin 8-Bit CMOS FLASH Microcontrollers