參數(shù)資料
型號(hào): 16F84
廠商: Microchip Technology Inc.
英文描述: CAT 5E CROSSOVER, BLUE 15 FT PATCH CABLE
中文描述: 18引腳閃存/ EEPROM的8位微控制器
文件頁(yè)數(shù): 10/124頁(yè)
文件大?。?/td> 1322K
代理商: 16F84
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
PIC16F8X
DS30430C-page 10
1998 Microchip Technology Inc.
3.1
Clocking Scheme/Instruction Cycle
The clock input (from OSC1) is internally divided by
four to generate four non-overlapping quadrature
clocks namely Q1, Q2, Q3 and Q4. Internally, the
program counter (PC) is incremented every Q1, the
instruction is fetched from the program memory and
latched into the instruction register in Q4. The
instruction is decoded and executed during the
following Q1 through Q4. The clocks and instruction
execution flow is shown in Figure 3-2.
3.2
Instruction Flow/Pipelining
An “Instruction Cycle” consists of four Q cycles (Q1,
Q2, Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle
while decode and execute takes another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the program counter to change (e.g.,
then two cycles are required to complete the instruction
(Example 3-1).
A fetch cycle begins with the Program Counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is latched
into the “Instruction Register” in cycle Q1. This
instruction is then decoded and executed during the
Q2, Q3, and Q4 cycles. Data memory is read during Q2
(operand read) and written during Q4 (destination
write).
GOTO
)
FIGURE 3-2:
CLOCK/INSTRUCTION CYCLE
EXAMPLE 3-1:
INSTRUCTION PIPELINE FLOW
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
OSC1
Q1
Q2
Q3
Q4
PC
OSC(RC mode)
PC
PC+1
PC+2
Fetch INST (PC)
Execute INST (PC-1)
EFetch INST (PC+1)
Fetch INST (PC+2)
Internal
All instructions are single cycle, except for any program branches. These take two cycles since the fetch
instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.
1. MOVLW 55h
Fetch 1
Execute 1
Fetch 2
2. MOVWF PORTB
Execute 2
Fetch 3
3. CALL SUB_1
Execute 3
Fetch 4
4. BSF PORTA, BIT3
Flush
Fetch SUB_1 Execute SUB_1
相關(guān)PDF資料
PDF描述
16F84A CAT 5E CROSSOVER PATCH CORD CABLE BLUE 20 FT
16F871 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT
16F872 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 10 FT
16F876A 28/40-pin Enhanced FLASH Microcontrollers
16F876 CAT 5E CROSSOVER, GREEN 15 FT PATCH CABLE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
16F84A 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:18-pin Enhanced Flash/EEPROM 8-Bit Microcontroller
16F870 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-Pin 8-Bit CMOS FLASH Microcontrollers
16F871 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-Pin 8-Bit CMOS FLASH Microcontrollers
16F872 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28-Pin, 8-Bit CMOS FLASH Microcontroller
16F876 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-pin 8-Bit CMOS FLASH Microcontrollers