- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368708 > 141540 (Motorola, Inc.) Monitor On-Screen Display CMOS PDF資料下載
參數(shù)資料
| 型號： | 141540 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Monitor On-Screen Display CMOS |
| 中文描述： | 顯示器屏幕顯示的CMOS |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 186K |
| 代理商： | 141540 |
MC141540
11
MOTOROLA
DESIGN CONSIDERATIONS
Distortion
Motorola’s MC141540 has a built–in PLL for multi–system
application. Pin 2 voltage is dc–based for the internal VCO in
the PLL. When the input frequency (HFLB) to Pin 5 in-
creases, the VCO frequency will increase accordingly. This
forces the PLL to a higher locked frequency output. The fre-
quency should be equal to 320 x HFLB. This is the pixel dot
clock.
Display distortion is caused by noise on Pin 2. Positive
noise increases the VCO frequency above normal. The cor-
responding scan line will be shorter accordingly. In contrast,
negative noise causes the scan line to be longer. The net re-
sult will be distortion on the display, especially on the right
hand side of the display window.
In order to have distortion–free display, the following rec-
ommendations should be considered:
Only analog part grounds (Pin 2 to Pin 4) can be con-
nected to Pin 1(VSS(A)). VSS and other grounds should be
connected to PCB common ground. The VSS(A) and VSS
grounds should be totally separated (i.e. VSS(A) is float-
ing). Refer to the Application Diagram for the ground con-
nections.
The dc supply path for Pin 9 (VDD) should be separated
from other switching devices.
The LC filter should be connected between Pin 9 and Pin
4. Refer to the values used in the Application Diagram.
Biasing and filter networks should be connected to Pin 2
and Pin 3. Refer to the recommended networks in the Ap-
plication Diagram.
Two small capacitors can be connected between Pins 2
and 3, and between Pins 3 and 4.
Jittering
Most display jittering is caused by HFLB jittering on Pin 5.
Care must be taken if the HFLB signal comes from the fly-
back transformer. A short path and shielded cable are rec-
ommended for a clean signal. A small capacitor can be
added between Pin 5 and Pin 16 to smooth the signal. Refer
to the value used in the Application Diagram.
Display Dancing
Most display dancing is caused by interference of the seri-
al bus. It can be avoided by adding series resistors to the se-
rial bus.
APPLICATION DIAGRAM
MPS2369
100
μ
H
0.1
μ
F
100
μ
F
ANALOG GROUND – FLOATING
3.3 k
100
100
100
240
240
240
VCC
VCC
1 k
1 k
1 k
0.1
μ
F
10
μ
F
9
16
15
14
13
12
11
10
1
2
3
4
5
6
7
8
0.01
μ
F
1 k
0.047
μ
F
33 pF
33 pF
100
100
100
VDD
VSS
R
G
B
FBKG
HTONE
VFLB
VSS(A)
VCO
RP
HFLB
SS
SDA(MOSI)
SCL(SCK)
VDD(A)
HFLB
2 k
VFLB
HTONE
FBKG
B
G
R
330 k
DIGITAL GROUND – COMMON GROUND
ANALOG GROUND
DIGITAL GROUND
MOSD
IIC(SPI) BUS
330 pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1415430-3 | Mid–Range PC Board Relays |
| 1415430-6 | Mid–Range PC Board Relays |
| 1415430-7 | Mid–Range PC Board Relays |
| 1415430-8 | Mid–Range PC Board Relays |
| 1-1415430-5 | Mid–Range PC Board Relays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 1415400000 | 制造商:Weidmuller 功能描述:CONN BD TO BD M 9 POS 5MM SLDR ST TH - Bulk 制造商:Weidmuller 功能描述:RSV 1.6 LS 9 GR 4.5 AU |
| 1415400-1 | 功能描述:RT423009 制造商:te connectivity potter & brumfield relays 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:500 |
| 1415403 | 功能描述:電纜組件 VS-PPC/PL-OE- 94F-LI/5,0 RoHS:否 制造商:Molex 產(chǎn)品:Power Assemblies 類型:Cable Assembly 連接器端口 A:No Connector 連接器端口 A 管腳計數(shù):4 連接器端口 B:No Connector 連接器端口 B 管腳計數(shù): 型式:Male 線規(guī) - 美國線規(guī)（AWG）:20, 28 長度:0.305 m 顏色:Black, Red |
| 1415404-1 | 制造商:TE Connectivity 功能描述: |
| 1415404-4 | 制造商:TE Connectivity 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。