參數(shù)資料
型號: MT4JSF6464HIY-80BXX
元件分類: DRAM
英文描述: 64M X 64 DDR DRAM MODULE, ZMA204
封裝: LEAD FREE, SODIMM-204
文件頁數(shù): 17/19頁
文件大?。?/td> 618K
代理商: MT4JSF6464HIY-80BXX
PDF: 09005aef82b2f090/Source: 09005aef82b2f012
Micron Technology, Inc., reserves the right to change products or specifications without notice.
JSF4C64_64x64HY.fm - Rev. B 3/08 EN
7
2007 Micron Technology, Inc. All rights reserved
512MB (x64, SR) 204-Pin DDR3 SDRAM SODIMM
General Description
The MT4JSF6464H DDR3 SDRAM module is a high-speed, CMOS dynamic random
access 512MB memory module organized in a x64 configuration. This DDR3 SDRAM
module uses internally configured, 8-bank 1Gb DDR3 SDRAM devices.
DDR3 SDRAM modules use double data rate architecture to achieve high-speed opera-
tion. The double data rate architecture is essentially an 8n-prefetch architecture with an
interface designed to transfer two data words per clock cycle at the I/O pins. A single
read or write access for the DDR3 SDRAM module effectively consists of a single
8n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corre-
sponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.
The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for
use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data
for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the
data strobes.
DDR3 SDRAM modules operate from a differential clock (CK and CK#); the crossing of
CK going HIGH and CK# going LOW will be referred to as the positive edge of CK.
Control, command, and address signals are registered at every positive edge of CK. Input
data is registered on both edges of DQS, and output data is referenced to both edges of
DQS, as well as to both edges of CK.
Fly-By Topology
These DDR3 modules use faster clock speeds than earlier DDR technologies, making
signal quality more important than ever. For improved signal quality, the clock, control,
command, and address buses have been routed in a fly-by topology, where each clock,
control, command, and address pin on each DRAM is connected to a single trace and
terminated (rather than a tree structure, where the termination is off the module near
the connector). Inherent to fly-by topology, the timing skew between the clock and DQS
signals can be easily accounted for by using the write leveling feature of DDR3.
Temperature Sensor with Serial Presence-Detect EEPROM
Thermal Sensor Operations
The temperature from the integrated thermal sensor is monitored and converted into a
digital word via the I2C bus. System designers can use the user-programmable registers
to create a custom temperature-sensing solution based on system requirements.
Programming and configuration details comply with JEDEC Standard No. 21-C,
page 4.7-1, “Mobile Platform Memory Module Thermal Sensor Component Specifica-
tion.”
相關(guān)PDF資料
PDF描述
MT4JSF6464HY-1G4XX 64M X 64 DDR DRAM MODULE, ZMA204
MT4LC16M4A7DJ-6S 16M X 4 FAST PAGE DRAM, 60 ns, PDSO32
MT58L128L36P1T-5 128K X 36 CACHE SRAM, 2.8 ns, PQFP100
MT58L512Y36FT-8.5 512K X 36 CACHE SRAM, 8.5 ns, PQFP100
MT58V1MV18DT-10 1M X 18 CACHE SRAM, 5 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT4JSF6464HY-1G1B1 制造商:Micron Technology Inc 功能描述:DRAM Module DDR3 SDRAM 512MByte 204SODIMM Tray
MT4JSF6464HY-1G1B1 TR 制造商:Micron Technology Inc 功能描述:512MB 64MX64 DDR3 SDRAM MODULE PBF SODIMM 1.5V NON BUF - Tape and Reel
MT4JSF6464HY-1G4B1 功能描述:MOD DDR3 SDRAM 512MB 204-SODIMM RoHS:是 類別:存儲卡,模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM
MT4JTF12864AZ-1G1D1 功能描述:MOD DDR3 SDRAM 1GB 240UDIMM RoHS:是 類別:存儲卡,模塊 >> 存儲器 - 模塊 系列:- 標準包裝:100 系列:- 存儲器類型:SDRAM 存儲容量:1GB 速度:133MHz 特點:- 封裝/外殼:168-DIMM
MT4JTF12864AZ-1G1DZES 制造商:Micron Technology Inc 功能描述:1GB 128MX64 DDR3 SDRAM MODULE COMMERCIAL PBF DIMM GREEN 1.5V - Trays