
Visit our web site at
www.lsilogic.com
LSI Logic Corporation
North American Headquarters
Milpitas, CA
Tel: 408.433.8000
Fax: 408.433.8989
LSI Logic Europe Ltd
European Headquarters
United Kingdom
Tel: 44.1344.426544
Fax: 44.1344.481039
LSI Logic KK Headquarters
Tokyo, Japan
Tel: 81.3.5463.7821
Fax: 81.3.5463.7820
ZSP400 Digital Signal Processor Core
LSI Logic logo design, CoreWare and G12 are registered
trademarks of LSI Logic Corporation. All other brand and
product names may be trademarks of their respective companies.
LSI Logic Corporation reserves the right to make changes to
any products and services herein at any time without notice.
LSI Logic does not assume any responsibility or liability arising
out of the application or use of any product or service
described herein, except as expressly agreed to in writing by
LSI Logic; nor does the purchase, lease, or use of a product or
service from LSI Logic convey a license under any patent
rights, copyrights, trademark rights, or any other of the intel-
lectual property rights of LSI Logic or of third parties.
Copyright 2000 by LSI Logic Corporation.
All rights reserved.
Order No. R20014
1001.5M – Printed in USA
ISO 9000 Certified
The ZSP400 can communicate off chip, while utilizing ROM for boot functions
or preset DSP algorithms and tables. Several boot routines can be provided,
including internal self-test, emulation code and JTAG port as well as boot-loader
routines. The peripheral interface provides glueless interfaces to industry-standard
32-bit synchronous burst SRAM and 16-bit asynchronous SRAMs and ROM
devices. The ZSP400 has integrated dual 16-bit on-board timers for real-time
interrupt generation and an In-Circuit-Emulation (ICE) debug capability. The
ZSP400 incorporates support of idle and sleep operating modes to reduce operating
power dissipation. Features in the ZSP400 include loop registers (4), register
shadowing and reverse carry addressing to enhance the performance of Fast
Fourier Transform (FFT) algorithm execution.
Figure 2: Integrating the ZSP400 with Customer Defined Memory and Peripherals
The ZSP Processor family is fully supported with a complete set of software
development tools, available for Windows 95/98/NT and Solaris 2 platforms.
The ZSP Architecture enables the C compiler to produce code unrivaled in code
density and execution speed by any DSP in its class, offering fast time to market
with minimal compromise on performance and cost. An integrated debug
environment is available for PC platforms, including a JTAG control port.
Up to 1M
Up to 1M
DMA
Periph
Periph
Ext. Memory
EMU
Customer-
Defined
Peripherals
Customer-
Defined
Memory
64b
32b
64b
Ext. Bus
ZSP400 Core
32b