- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373821 > ZR38650TQC (Electronic Theatre Controls, Inc.) PROGRAMMABLE DIGITAL AUDIO PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | ZR38650TQC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PROGRAMMABLE DIGITAL AUDIO PROCESSOR |
| 中文描述： | 可編程數(shù)字音頻處理器 |
| 文件頁數(shù)： | 24/66頁 |
| 文件大?。?/td> | 441K |
| 代理商： | ZR38650TQC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
24
ZR38650
OPERATION WITH COMMANDS
This section describes operation principles when using the
command structure and its configuration choices.
Start-Up
After being reset by the system RESET signal, the ZR38650 will
check for an external program ROM to load. Not finding this it will
start execution from the internal ROM and await commands from
the host. Normal host operation would confirm the ROM version
number and then configure the ZR38650 to match the system
and desired operation. The command configuration sequence
PLLTAB, PLLCFG, CFG is mandatory and must precede any
decoding function selection.
The PLL Configuration
Two phase-locked-loops (PLLs) allow independent selection of
the core processor clock rate (f
DSP
) and the serial digital audio
clock rate (f
AUDIO
) for a variety of system clock frequencies (f
XTI
)
and sources. Figure 6 shows the system oscillator, the two
PLLs, the serial I/O divider chains and the interconnection selec-
tions. These are configured with the PLLTAB, PLLCFG and the
CFG commands.
The DSPM and DSPD fields in the PLLTAB command (see
page 16) determine the core processor clock rate to allow a
choice between processing performance and lower power at
lower clock rates. Table 10 shows some representative values
for common system clock frequencies.
The AUDM and AUDD fields in the PLLTAB command deter-
mine the serial digital audio master clock rate for the I/O dividers.
Table 11 shows some representative and recommended values
for common sample rates and master clock multiples.
÷ DSPD
X
DSPM
MUX
÷ 2
÷ AUDD
X
AUDM
MUX
÷ SPBS
÷ 2
System Crystal
Oscillator
Crystal or
External System
Clock Input
(4-40 MHz)
XTI
XTO
DSP Core Clock
(60-100 MHz)
Audio Clock
CB
f
PSB
f
PSA
= f
AUDIO
SPAS=1
SCKA Input Clock
MB
SPBS=1
f
B
BYPASS
System
Clock Output
(30-50 MHz)
CLKOUT
SPFRX
Master Clock
SCKIN
SCKB
SCKA
Serial Clocks
SCKB Output Clock
Input Word/
Frame Sync.
Output Word/Frame
Sync.
0
1
0
1
0
1
Figure 6. The System Clock Oscillator, The DSP PLL And
The Audio PLL With Serial I/O Divider Chains
System Clock
Oscillator
DSP PLL
Audio PLL
Serial I/O
Dividers
MUX
0
1
MUX
÷ SPAS
÷ 2
0
1
MUX
MUX
1
0
MA
f
A
MUX
1
0
÷ FRB
÷ FRA
MB
WSB/FSB
WSA/FSA
MUX
1
0
MA
MUX
1
0
F1
F2
MUX
MUX
F3
÷ 2
0
0
1
1
f
XTI
f
XTI
f
CLKOUT
f
SPFRX
f
DSP
f
AUDIO
(f
SCKIN
)
(f
B
)
(f
A
)
B Group
A Group
Frame Size
Dividers
Word/Frame
Selects
S/PDIF
Receiver
相關PDF資料 |
PDF描述 |
|---|---|
| ZR38650 | Full-Function, High-Performance Programmable Digital Audio Signal Processor(全功能，高性能可編程數(shù)字音頻信號處理器) |
| ZR4040-41 | PRECISION 4.1 VOLT MICROPOWER VOLTAGE REFERENCE |
| ZR404005F25 | Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Cable Receptacle; Insert Arrangement:16-26 |
| ZR40401F25 | PRECISION 2.5 VOLT MICROPOWER VOLTAGE REFERENCE |
| ZR40401F41 | PRECISION 4.1 VOLT MICROPOWER VOLTAGE REFERENCE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZR391055 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:Integrated DTV System On a Chip |
| ZR39140 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:INTEGRATED DIGITAL TV PROCESSORS |
| ZR39150 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:INTEGRATED DIGITAL TV PROCESSORS |
| ZR39151 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:INTEGRATED DIGITAL TV PROCESSORS |
| ZR39152 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:INTEGRATED DIGITAL TV PROCESSORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。