- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373821 > ZR36067PQC (Electronic Theatre Controls, Inc.) AV PCI CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | ZR36067PQC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | AV PCI CONTROLLER |
| 中文描述： | 影音PCI控制器 |
| 文件頁數(shù)： | 26/48頁 |
| 文件大?。?/td> | 580K |
| 代理商： | ZR36067PQC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
26
AV PCI CONTROLLER
13.3 Video Front End, Scaler and Pixel Format
Register
This register contains the video front end configuration (byte 3),
video scaler (bytes 2-1) and pixel formatter (byte 0) parameters
Address Offset: 0x008
Bit
Type
Mod
Description
31:27
R
Reserved. Returns zero.
26
RW
vid
ExtFI
- External Field Indication.
‘1’ - the video source provides an FI signal.
‘0’ - field indication is derived from HSYNC
and VSYNC (default value).
25
RW
vid
TopField
- Top Field Interpretation.
If field indication is derived from the FI input
signal (see ExtFI), then this parameter
defines which level of FI indicates the top
field:
‘1’ - FI high indicates the top field (default
value).
‘0’ - FI low indicates the top field.
If field indication is derived internally from
HSYNC and VSYNC, then this parameter
defines which level of HSYNC indicates the
top field on the active edge of VSYNC:
‘1’ - HSYNC high indicates the top field
(default value).
‘0’ - HSYNC low indicates the top field.
24
RW
vid
VCLKPol
- Video Clock Polarity. When set to
‘0’ (default value), the video interface inputs
are sampled by the positive edge of VCLKx2
that is qualified by VCLK = ‘0’. The video
interface outputs (other than PXEN) are
driven at the
negative edge of
VCLKx2 which
is qualified by VCLK = ‘1’.
When set to ‘1’, the video interface inputs are
sampled by the positive edge of VCLKx2 that
is qualified by VCLK = ‘1’. The video interface
outputs (other than PXEN) are driven at the
negative edge of VCLKx2 which is qualified
by VCLK = ‘0’.
23:21
RW
vid
HFilter
- Horizontal Filter Selection.
The following horizontal filters can be
selected:
000b - Filter 1 = no luminance, 3-tap
chrominance
001b - Filter 2 = 3-tap luminance, 3-tap
chrominance
010b - Filter 3 = 4-tap luminance, 4-tap
chrominance
011b - Filter 4 = 5-tap luminance, 4-tap
chrominance
100b - Filter 5 = 4-tap luminance, 4-tap
chrominance
101b - 111b will result in the default filter.
Default value 000b.
20
RW
vid
DupFld
- Duplicate Field.
This parameter has an effect on the vertical
decimation of a frame in respect to the video
source. The result is less loss of information
and less distortion.
‘1’ - indicates top and bottom fields are equal.
‘0’ - indicates an interlaced video source, top
and bottom fields are different (default value).
19:14
RW
vid
HorDcm
- Horizontal Decimation Ratio.
This parameter defines the number of pixels
to be dropped out of every 64 consecutive
pixels.
000000b - no horizontal decimation (default
value).
13:8
RW
vid
VerDcm
- Vertical Decimation Ratio.
This parameter defines the number of lines to
be dropped out of every 64 consecutive lines.
000000b - no vertical decimation (default
value).
7
R
Reserved. Returns zero.
6
RW
vid
DispMod
- Display Mode.
‘1’ - single field.
‘0’ - emulated interlaced video (default value).
5
R
Reserved. Returns zero.
4:3
RW
vid
YUV2RGB
- YUV to RGB Conversion. This
parameter defines the pixel output format:
00b - YUV 4:2:2,
01b - RGB 8,8,8,
10b - RGB 5,6,5 (default value),
11b - RGB 5,5,5.
2
RW
vid
ErrDif
- Error Diffusion. This parameter has
an effect only on RGB 5,6,5 and 5,5,5 output
formats.
‘1’ - error diffusion is active
‘0’ - simple truncation of RGB 8,8,8 is
executed (default value).
1
RW
vid
Pack24
- 24 Bit Packed Format. This bit is
applicable only if YUV2RGB = 01b.
‘1’ - RGB 8,8,8 is packed such that it takes 3
PCI cycles to transfer 4 pixels.
‘0’ - one pixel per PCI cycle is transferred
(default value).
0
RW
vid
LittleEndian
- Little Endian Format flag.
‘1’ - pixel layout on PCI is little endian (default
value).
‘0’ - pixel layout on PCI is gib endian.
Address Offset: 0x008 (Continued)
Bit
Type
Mod
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ZR36067 | PCI Adapter Intended for Multimedia Applications on PCI Systems(PCI（外圍部件互連）適配器（用于PCI系統(tǒng)的多媒體）) |
| ZR36215 | SupraAV SVCD Decoder(SupraAV 超級VCD解碼器) |
| ZR36419 | Digital Camera Processor(數(shù)字攝影處理器) |
| ZR36420 | Digital Camera Processor(數(shù)字攝影處理器) |
| ZR36504 | Video & Audio Interface solution via USB |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZR36067PQC-LV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| ZR36100PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio/Video Decoder for MPEG |
| ZR36110PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio/Video Decoder for MPEG |
| ZR36120PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| ZR36125PQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。