參數資料
型號: ZPSD513B1V
英文描述: Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
中文描述: 現場可編程微控制器外圍設備(可編程邏輯,零功耗,16K的位的SRAM,40余個可編程輸入/輸出,通用PLD的有61個輸入)
文件頁數: 60/142頁
文件大?。?/td> 786K
代理商: ZPSD513B1V
ZPSD5XX Famly
7-60
Sleep Mode
The Sleep Mode is activated if the SLEEP EN bit, the APD EN bit, and the ALE Polarity
bit in the PMMR are set, and the APD Counter has overflowed after 15 clocks
(see Figure 31). In Sleep Mode the ZPSD5XX consumes less power than the Power Down
Mode, with typical I
CC
reduced to 1 μA.
In this mode, the Counter/Timers, the Interrupt Controller and the ZPLD still monitor their
inputs and respond to them. As soon as the ALE starts pulsing, the ZPSD5XX exits the
Sleep Mode.
The PSD access time from Sleep Mode is specified by t
LVDV1
. The ZPLD response time to
an input transition is specified by t
LVDV2
.
CLR
CLK
APD
COUNTER
APD CLK
PMMR1 - BIT 0
TO OTHER
CIRCUITS
MUX
APD
CLEAR
LOGIC
APD ENABLE
PMMR0 - BIT 2
ALE POLARITY
PMMR0 - BIT 1
ALE
RESET
APD CLK
CLKIN
CSI
SLEEP–ENABLE
PMMR1 - BIT 1
SLEEP
MODE
EPROM
SELECT
SRAM
SELECT
I/O
SELECT
POWER
DOWN
PD
Z
P
L
D
Figure 31. Power Management Unit
Power
Management
Unit
(Cont.)
相關PDF資料
PDF描述
ZPSD501B1 Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
ZPSD501B1V Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
ZPSD503B1 Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
ZPSD503B1V Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
ZPSD511B1 Field Programmable Microcontroller Peripherals(可編程邏輯,零功耗,16K位SRAM,40個可編程I/O,通用PLD有61個輸入)
相關代理商/技術參數
參數描述
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述:
ZPSD611E1-15JI 制造商:WSI 功能描述:
ZPSD611E1-15L 制造商:WSI 功能描述:
ZPSD611E1-70L 制造商:WSI 功能描述: