- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄372986 > ZPSD513B1-70JI Field-Programmable Peripheral PDF資料下載
參數(shù)資料
| 型號(hào)： | ZPSD513B1-70JI |
| 英文描述： | Field-Programmable Peripheral |
| 中文描述： | 現(xiàn)場(chǎng)可編程外圍 |
| 文件頁(yè)數(shù)： | 5/153頁(yè) |
| 文件大?。?/td> | 1036K |
| 代理商： | ZPSD513B1-70JI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
PSD5XX Famly
2
Please refer to the revision block at
the end of this document for updated
information.
The Peripheral PLD (PPLD) generates outputs to the Counter/Timer unit and the Interrupt
Controller. The PPLD outputs to the Counter/Timer enable, disable, or trigger counting or
time capture. The PPLD outputs to the Interrupt Controller enables the user to define
conditions for interrupt generation.
The Counter/Timer unit provides four 16-bit highly flexible Counter/Timers. Each has five
modes of operation: pulse, waveform, event counting, time capture, and watchdog
(real-time clock). Each Counter/Timer can be programmed to count up or down. The inputs
to the Counter/Timer, which enable/disable counting or trigger an operation, can originate
from the PPLD directly or directly from the pins. The maximum operating frequency of each
counter is 7.5 MHz. The input clock can be divided (by up to 280) before driving the
Counter/Timer unit using the 4 to 280 prescaler.
The Interrupt Controller has eight levels of priority encoding. It accepts four user-defined
interrupts and four terminal counts from the Counter/Timer. Each interrupt can be
individually masked and configured to be level or edge sensitive. A 3-bit interrupt vector is
generated that can be read by the microcontroller. The serviced interrupt will be cleared
automatically after the microcontroller has read the interrupt vector.
The PSD5XX has 40 I/O pins that are divided among 5 ports. Each I/O pin can be
individually configured to provide many functions, including the following:
MCU I/O
ZPLD I/O
Latched address output (for MCUs with multiplexed data bus)
Special function I/O (Counter/Timer and Interrupts)
Data bus (for MCUs with non-multiplexed data bus).
The PSD5XX can easily interface with virtually any 8- or 16-bit microcontroller with a
multiplexed or non-multiplexed bus. All of the MCU control signals are connected to the
ZPLDs, enabling the user to generate signals for external devices. The PSD5XX can
generate a reset output based on the RESET input (includes hysteresis).
The PSD5XX provides between 256 Kbits and 1 Mbit of EPROM that is divided in to four
equal-sized blocks. Each block can occupy a different address location, allowing for
versatile address mapping. The access time of the EPROM includes the address latching
and DPLD decoding.
The PSD5XX has an optional 16 Kbit SRAM that can be battery-backed by connecting a
battery to the Vstby pin. The battery will protect the contents of the SRAM in the event of a
power failure. Therefore, you can place data in the optional SRAM that you want to keep
after the power is switched off. Power switch-over to the battery automatically occurs when
Vcc drops below Vstby.
A four-bit Page Register enables easy access to the I/O section, EPROM, and SRAM for
microcontrollers with limited address space. The Page Register outputs are connected to
the ZPLDs and thus can also be used for external paging schemes.
Introduction
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZPSD511B1-C-70U | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD501B1-C-90JI | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD511B1-C-90JI | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD501B1V-C-20U | Low Cost Field Programmable Microcontroller Peripherals |
| ZPSD502B1V-C-20U | Low Cost Field Programmable Microcontroller Peripherals |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD513B1-C-15L | 制造商:WSI 功能描述: |
| ZPSD602E1-15L | 制造商:WSI 功能描述: |
| ZPSD611E1-15J | 制造商:WSI 功能描述: |
| ZPSD611E1-15JI | 制造商:WSI 功能描述: |
| ZPSD611E1-15L | 制造商:WSI 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。