參數(shù)資料
型號: ZPSD512B1-15LI
英文描述: Schottky Barrier Diodes
中文描述: 肖特基勢壘二極管
文件頁數(shù): 130/153頁
文件大?。?/td> 1036K
代理商: ZPSD512B1-15LI
PSD5XX Famly
127
-20
-25
ZPLD_TURBO
OFF
*
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
t
IVIV
Interrupt Request Input to
Interrupt Output
(Note 3)
70
120
0
ns
t
RXIX
Read Vector to Interrupt
Request Clear
60
100
0
ns
t
ILIL
Interrupt Request Minimum
Pulse Width
40
45
0
ns
t
RLQV
RD to Data Valid Interrupt
Controller
(Note 1)
50
90
0
ns
-20
-25
ZPLD_TURBO
OFF
*
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
f
MAX
t
CHCL
t
CLCH
t
CHPV
t
CHPV1
Maximum Frequency
20.00
12.50
0
MHz
Clock High Time
Clock Low Time
Clock to Output Delay
16
16
22
22
0
0
0
ns
ns
ns
50
55
Clock to Watchdog Output Delay
90
100
Add 20
ns
t
LVCH
Input Setup Time Relative
to Rising Level Clock
Add 20
(Note 2)
Any Input
45
60
ns
t
MIN
Minimum Clock Period
1/f
MAX
50
80
0
ns
NOTES:
1. Read to Data Valid of the Interrupt Request Latch and Interrupt Priority Status. RD timing has the same timing as PSEN, DS, LDS,
UDS signals.
2. For inputs which use PPLD only.
3. This timing is only valid when read to the interrupt request latch and priority status latch are not valid.
*
If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 20 ns to the timing parameters.
Counter/Timer Timng
(3.0 V ± 10%)
Interrupt Timng
(3.0 V ± 10%)
AC/DC Parameters – ZPLDTimng Parameters
(ZPSD5XXV Versions)
相關(guān)PDF資料
PDF描述
ZPSD512B1-15LM Field-Programmable Peripheral
ZPSD512B1-15U Field-Programmable Peripheral
ZPSD512B1-15UI Field-Programmable Peripheral
ZPSD512B1-20J Field-Programmable Peripheral
ZPSD512B1-20JI Field-Programmable Peripheral
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述:
ZPSD611E1-15JI 制造商:WSI 功能描述: