參數(shù)資料
型號: ZPSD4XX
廠商: 意法半導(dǎo)體
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本現(xiàn)場可編程微控制器外圍設(shè)備
文件頁數(shù): 96/123頁
文件大?。?/td> 657K
代理商: ZPSD4XX
PSD4XX Famly
93
-20
-25
ZPLD_TURBO
OFF
Symbol
Parameter
Conditions
Min
Max Min Max
Unit
t
AVQV (PA)
t
SLQV (PA)
t
RLQV (PA)
t
DVQV (PA)
t
QXRH (PA)
t
RLRH (PA)
t
RHQZ (PA)
Address Valid to Data Valid
(Note 3)
95
120
Add 20
ns
CS Valid to Data Valid
100
120
Add 20
ns
RD to Data Valid
(Notes 1 and 4)
50
90
0
ns
Data In to Data Out Valid
35
50
0
ns
RD Data Hold Time
(Note 1)
0
0
0
ns
RD Pulse Width
(Note 1)
40
70
0
ns
RD to Data High-Z
(Note 1)
35
60
0
ns
-20
-25
ZPLD_TURBO
OFF
Symbol
Parameter
Conditions
Min Max Min Max
Unit
t
WLQV (PA)
WR to Data Propagation Delay
(Note 2)
60
60
0
ns
t
DVQV (PA)
Data to Port A Data
Propagation Delay
(Note 5)
40
50
0
ns
t
WHQZ (PA)
WR Invalid to Port A Tri-state
(Note 2)
35
60
0
ns
Port A Peripheral Data Mode Read Timng
(3.0 V ± 10%)
Port A Peripheral Data Mode Write Timng
(3.0 V ± 10%)
Microcontroller Interface – AC/DC Parameters (ZPSD4XXV Versions)
(3.0 V ± 10%)
NOTES:
1. RD timing has the same timing as PSEN, DS, LDS, UDS signals.
2. WR timing has the same timing as E, DS, LDS, UDS, WRL, WRH signals.
3. Any input used to select Port A Data Peripheral Mode.
4. Data is already stable on Port A.
5. Data stable on ADIO pins to data on Port A.
相關(guān)PDF資料
PDF描述
ZPSD401A2-C-15J Low Cost Field Programmable Microcontroller Peripherals
ZPSD411A2-C-15J Low Cost Field Programmable Microcontroller Peripherals
ZPSD401A2-C-15L IC DDR SDRAM 512MB 66-TSOP
ZPSD411A2-C-15L IC SDRAM 128MB 54-TSOP
ZPSD412A0-C-15J Slide Switch; Circuitry:SPDT; Contact Current Max:4A; Switch Operation:On-On; Switch Terminals:Solder Lug; Leaded Process Compatible:Yes; Mounting Type:PCB RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD503B1-C-15L 制造商:WSI 功能描述:
ZPSD512B1-C-90UI 制造商:WSI 功能描述:
ZPSD513B1-C-15L 制造商:WSI 功能描述:
ZPSD602E1-15L 制造商:WSI 功能描述:
ZPSD611E1-15J 制造商:WSI 功能描述: