<ins id="1c5jp"></ins><nobr id="1c5jp"><noframes id="1c5jp"><nobr id="1c5jp"></nobr>
  • <big id="1c5jp"></big>
    <code id="1c5jp"><legend id="1c5jp"><code id="1c5jp"></code></legend></code><dd id="1c5jp"></dd>
    參數(shù)資料
    型號(hào): ZL50018GAC
    廠商: ZARLINK SEMICONDUCTOR INC
    元件分類: 路由/交換
    英文描述: 2 K Digital Switch with Enhanced Stratum 3 DPLL
    中文描述: TELECOM, DIGITAL TIME SWITCH, PBGA256
    封裝: 17 X 17 MM, 1.61 MM HEIGHT, PLASTIC, MS-034, BGA-256
    文件頁(yè)數(shù): 1/136頁(yè)
    文件大?。?/td> 1448K
    代理商: ZL50018GAC
    當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
    1
    Zarlink Semiconductor Inc.
    Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
    Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved.
    Features
    2048 channel x 2048 channel non-blocking digital
    Time Division Multiplex (TDM) switch at 8.192
    and 16.384 Mbps or using a combination of ports
    running at 2.048, 4.096, 8.192 and/or
    16.384 Mbps
    32 serial TDM input, 32 serial TDM output
    streams
    Integrated Digital Phase-Locked Loop (DPLL)
    exceeds Telcordia GR-1244-CORE Stratum 3
    specifications
    Output clocks have less than 1 ns of jitter (except
    for the 1.544 MHz output)
    DPLL provides holdover, freerun and jitter
    attenuation features with four independent
    reference source inputs
    Programmable key DPLL parameters (filter corner
    frequency, locking range, auto-holdover
    hysteresis range, phase slope, lock detector
    range)
    Exceptional input clock cycle to cycle variation
    tolerance (20 ns for all rates)
    Output streams can be configured as bi-
    directional for connection to backplanes
    July 2005
    Ordering Information
    ZL50018GAC
    ZL50018QCC
    256 Ball PBGA
    256 Lead LQFP
    -40
    °
    C to +85
    °
    C
    Trays
    Trays
    ZL50018
    2 K Digital Switch with Enhanced
    Stratum 3 DPLL
    Data Sheet
    Figure 1 - ZL50018 Functional Block Diagram
    Data Memory
    Internal Registers &
    Microprocessor Interface
    Output HiZ
    Control
    Test Port
    OSC
    DPLL
    S/P Converter
    STOHZ[15:0]
    FPo[3:0]
    CKo[5:0]
    FPo_OFF[2:0]
    STio[31:0]
    REF0
    REF1
    REF2
    REF3
    O
    O
    Connection Memory
    M
    D
    C
    D
    A
    T
    T
    T
    T
    T
    Output Timing
    STi[31:0]
    REF_FAIL0
    REF_FAIL1
    REF_FAIL2
    REF_FAIL3
    I
    P/S Converter
    D
    R
    OSC_EN
    Input Timing
    FPi
    CKi
    MODE_4M0
    MODE_4M1
    ODE
    RESET
    V
    SS
    V
    DD_IO
    V
    DD_CORE
    V
    DD_IOA
    V
    DD_COREA
    Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
    France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08
    相關(guān)PDF資料
    PDF描述
    ZL50018QCC 2 K Digital Switch with Enhanced Stratum 3 DPLL
    ZL50019 Enhanced 2 K Digital Switch with Stratum 4E DPLL
    ZL50019GAC Enhanced 2 K Digital Switch with Stratum 4E DPLL
    ZL50019QCC Enhanced 2 K Digital Switch with Stratum 4E DPLL
    ZL50022 Enhanced 4 K Digital Switch with Stratum 4E DPLL
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    ZL50018GAG2 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA
    ZL50018QCC 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256LQFP - Trays
    ZL50018QCG1 制造商:Microsemi Corporation 功能描述:PB FREE 2K+ RATE CONVERSION AND S3 DPLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256LQFP
    ZL50019 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 2 K Digital Switch with Stratum 4E DPLL
    ZL50019_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 2 K Digital Switch with Stratum 4E DPLL