參數(shù)資料
型號： ZL20200LDF
廠商： Zarlink Semiconductor Inc.
英文描述： Dual Band IS136/AMPS Transceiver
中文描述： 雙頻IS136/AMPS收發(fā)器
文件頁數(shù)： 18/51頁
文件大?。?/td> 485K
代理商： ZL20200LDF
ZL20200
Data Sheet
18
Zarlink Semiconductor Inc.
The UHF synthesizer also includes a fractional N capability which allows the use of higher comparison frequencies
but maintain narrow channel spacing. The use of higher comparison frequencies allows faster loop settling and
reduces comparison spur level. This is particularly important in TDMA mode where settling times of < 1.5 ms are
required and still obtain good spur performance.
Fractional N allows the use of non-integer divide ratios. For example if the total divide ratio is N + 1/5 the counter
will divide by N for 4 count cycles and N+1 on the fifth cycle giving the required total divide ratio over five cycles.
The ZL20200 can use 5,8,13 or 20 as the fractional denominator (also referred to as the fractional modulus)
allowing maximum flexibility in the choice of comparison frequencies.
An extra counter - fractional N counter - is required. The input to this counter is from the M counter output. The
fractional N modulus can be programmed to be 5,8,13, or 20. Each output pulse from the M counter will increment
the fractional N divided by the required fractional numerator. For example if the fraction is 2/5 then the fractional N
counter will increment by 2 for each output pulse from the M counter. When the fractional N counter overflows the A
counter is incremented by 1, thus generating an additional '+1' count sequence.
An example is shown in Figure 10 for a divide ratio of 596+2/5. The values for M, A, B are calculated using the
integer value (596) as in the previous example. The fractional denominator is programmed as 5 and the fractional
numerator as 2. At the end of the first count cycle (596) the fractional counter is incremented to 2. At the end of the
third count cycle the fractional N counter overflows, incrementing the A counter by 1 which gives a subsequent
count cycle of 597. After five count cycles the sequence repeats with a total count of 2982 over the five count cycle
giving a mean value of 596 + 2/5.
Figure 10 - UHF Synthesizer - Fractional N Operation
A result of this count sequence is that the output phase of the total counter changes through the count cycle, which
causes the output pulse from the phase detector, and therefore the charge pump, to vary. This would cause large
fractional spurs on the synthesizer output. These spurs can be compensated by applying a current pulse with the
opposite polarity to the charge pump output. This compensation pulse has a fixed width of two reference clock
(TCXO) periods; the amplitude is proportional to the value in the fractional N counter. The correction current is
scaled by a 8 bit compensation DAC, with an externally provided input from the serial bus. This allows performance
to be optimized in a given application.
The compensation value can be calculated from the following formula:
Comp Value = 255 - INT((Icp * Ftcxo)/(0.0245 * 6 * MOD *Fvco))
where
Icp
= charge pump current (uA)
596
596
597
596
2
4
1
3
597
596
2
0
0
Total Count Cycle
Count Value
Fractional N
Counter
Initial A
Counter
Value
4
4
5
4
4
5
相關(guān)PDF資料
PDF描述
ZL20200LDF1 Dual Band IS136/AMPS Transceiver
ZL20200LDG Dual Band IS136/AMPS Transceiver
ZL20200LDG1 Dual Band IS136/AMPS Transceiver
ZL20200 Dual Band IS136/AMPS Transceiver
ZL20200LCE Dual Band IS136/AMPS Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL20200LDF1 制造商:Microsemi Corporation 功能描述:
ZL20200LDG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Dual Band IS136/AMPS Transceiver
ZL20200LDG1 制造商:Microsemi Corporation 功能描述:
ZL20250 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:2.5G Multimode Transceiver
ZL20250/LCE 制造商:Microsemi Corporation 功能描述:RF TRNSCVR FM 56QFN - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*