- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10313QCG1 (ZARLINK SEMICONDUCTOR INC) Augumented Cat. 6 T568A/B Modular Jack; No. of Ports:48; Mounting Type:2U Panel; Approval Categories:Augmented Category 6; Jacks FCC part 68, Subpart F & IEC-603-7 compliant RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | ZL10313QCG1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 消費家電 |
| 英文描述： | Augumented Cat. 6 T568A/B Modular Jack; No. of Ports:48; Mounting Type:2U Panel; Approval Categories:Augmented Category 6; Jacks FCC part 68, Subpart F & IEC-603-7 compliant RoHS Compliant: Yes |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBD, LQFP-64 |
| 文件頁數(shù)： | 16/26頁 |
| 文件大?。?/td> | 450K |
| 代理商： | ZL10313QCG1 |
ZL10313
Data Sheet
16
Zarlink Semiconductor Inc.
3. Set DiS_Mode[2:0] = 4 to command the ZL10313 to encode the data and transmit the message.
4. Reset DiS_Mode[2:0] to either 0 or 1 depending on previous setting of 22 kHz off or on. The data loaded into the
DiSEqC_INSTR register is retained, so that if the same message is to be repeated, stage 1 above can be omit-
ted.
2.6.2 DiSEqC Receiving Messages
The ZL10313 will automatically listen for DiSEqC messages 5 ms after a message has been transmitted. If a return
message is expected, the DiS_Mode[2:0] must be set to zero in order to leave the LNB control signal free for
another DiSEqC transmitter to respond. The sequence of events to receive a message are as follows:
1. Ensure that DiSEqC2/GPP2 pin 2 is an input by setting GPP_CTRL register address-20 bit-5 to zero.
2. Enable interrupts if the IRQ pin 43 is used to interrupt the host processor in DiSEqC2_CTRL1 register 121.
3. Monitor DiS_INT register.
4. If bit-3 = 1 and bit-1 = 0, there has been no message received.
5. If a message has been received, bit-0 will be set. If bit-1 is also set the message is complete. DiS_INT register
bits-7-4 indicate how many bytes have been received.
6. Read the received message from DiS_FIFO register 120 by setting the Inhibit Auto Incrementing (IAI) bit-7 in
RADD, the register address byte and sequentially reading DiS_FIFO for the indicated number of bytes. Each
data byte read requires two 2-wire bus reads. The second or the pair of bytes contains the parity bit and a parity
bit error indicator.
The user may choose to wait for the end of message indication, before reading the message, if it is known that the
message is not greater than eight bytes. However, if the length of message is not known, the message should be
read out of the FIFO by the host as it is being received. Care must be taken to avoid a FIFO buffer overflow.
DiS_INT register bits-7-4 will indicate how many bytes remain in the FIFO.
3.0 Microprocessor Control
3.1 RADD: 2-wire Register Address (W)
RADD is the internal 2-wire bus register address. It is the first byte written after the ZL10313 2-wire bus address
when in write mode.
To write to the chip, the bus master should send a START condition and the chip address with the write bit set,
followed by the register address where subsequent data bytes are to be written. Finally, when the 'message' has
been sent, a STOP condition is sent to free the bus.
To read from the chip from register address zero, the bus master should send a START condition and the chip
address with the read bit set, followed by the requisite number of clocks to read the bytes out. Finally a STOP
condition is sent to free the bus. RADD is not sent in this case.
To read from the chip from an address other than zero, the bus master should send the chip address with the write
bit set, followed by the register address from where subsequent data bytes are to be read. Then the bus master
should send a repeat START condition and the chip address with the read bit set, followed by the requisite number
of CLK1 clocks to read the required bytes out. Finally a STOP condition is sent to free the bus. A STOP condition
resets the RADD value to 00.
相關PDF資料 |
PDF描述 |
|---|---|
| ZL10313UBH | WIRE, PTFE, A, WHITE, 7/.012MM, 100M; Area, conductor CSA:0.079mm2; Conductor make-up:7/0.12mm; Voltage rating, AC:300V; Current rating:3A; Colour, primary insulation:White; Material, primary insulation:PTFE; Diameter, RoHS Compliant: Yes |
| ZL10313 | Satellite Demodulator |
| ZL10353QCF | Fully Compliant NorDig Unified COFDM Digital Terrestrial TV (DTV) Demodulator |
| ZL10353QCF1 | Fully Compliant NorDig Unified COFDM Digital Terrestrial TV (DTV) Demodulator |
| ZL10353QCG | Fully Compliant NorDig Unified COFDM Digital Terrestrial TV (DTV) Demodulator |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10313UBH | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Satellite Demodulator |
| ZL10320 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television PVR-on-a-Chip Processor |
| ZL10320/GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television PVR-on-a-Chip Processor |
| ZL10321/GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television PVR-on-a-Chip Processor |
| ZL10353 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Fully Compliant NorDig Unified COFDM Digital Terrestrial TV (DTV) Demodulator |
發(fā)布緊急采購，3分鐘左右您將得到回復。