- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10311 (Zarlink Semiconductor Inc.) Digital Television DVB-T-On-a-Chip Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL10311 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Digital Television DVB-T-On-a-Chip Processor |
| 中文描述： | 數(shù)字電視的DVB - T -上一芯片處理器 |
| 文件頁數(shù)： | 25/40頁 |
| 文件大?。?/td> | 670K |
| 代理商： | ZL10311 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
ZL10310/ZL10311
25
Zarlink Semiconductor Inc.
PP[1]
F23
GPIO_04
IO
General Purpose
Input/Output - Bit 4
PORTMUX Reg Bit 8 = '0',
GPOS Reg bits 8:9 = '00'
nSD1_CS1
O
SDRAM1 Bus -
Chip Select 1. Active Low
PORTMUX Reg Bit 8 = '0',
GPOS Reg bits 8:9 = '10'
nEDMAC2_REQ
I
DMA Channel 2 External
Request Input. Active Low.
PORTMUX Reg Bit 8 = '1',
CIC Control Reg bits 26:27 = '10'
EBM_HOLDREQ
IO
External Bus Master
(master/slave bus arbitration
controls) - Hold Request flag
PORTMUX Reg Bit 8 = '1',
CIC Control Reg bits 26:27 = '11'
PP[2]
AE05
GPIO_24
IO
General Purpose
Input/Output - Bit 24
PORTMUX Reg Bit 3 = '0'
SERIAL1/
INFRARED_RXD
I
Serial Port 1 / iRDA port
Receive data
PORTMUX Reg Bit 3 = '1'
PP[3]
AC16
GPIO_25
IO
General Purpose
Input/Output - Bit 25
PORTMUX Reg Bit 3 = '0'
SERIAL1/
INFRARED_TXD
O
Serial Port 1 / iRDA port
Transmit data
PORTMUX Reg Bit 3 = '1'
PP[4]
AD17
GPIO_08
IO
General Purpose
Input/Output - Bit 8
PORTMUX Reg Bit 13 = '0',
GPOS Reg Bits 16:17 = '00'
SCP_CLK
O
Serial Communications Port
- Baud-rate Clock output
PORTMUX Reg Bit 13 = '0',
GPOS & GPIS1 Reg Bits
16:17 = '01'
SYSCLK
O
System Clock output
(54MHz)
PORTMUX Reg Bit 13 = '1'
PP[5]
AD09
GPIO_07
IO
General Purpose
Input/Output - Bit 7
PORTMUX Reg Bit 2 = '0',
GPOS Reg Bits 14:15 = '00'
SCP_RXD
I
Serial Communications Port
- Receive Data Input
PORTMUX Reg Bit 2 = '0',
GPIS1 Reg Bits 14:15 = '01'
EDMAC2_EOT
IO
DMA Channel 2 External
End Of Transfer
PORTMUX Reg Bit 2 = '1',
CIC Control Reg bits 26:27 = '10'
EBM_BUSREQ
IO
External Bus Master - Bus
Request flag (master/slave
bus arbitration controls)
PORTMUX Reg Bit 2 = '1',
CIC Control Reg bits 26:27 = '11'
Pin
Name
Pin
No.
Function
Pin
Type
Description
Multiplex Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL10310 | Power Quality Recorder; Bandwidth Max:60Hz; Kit Contents:CTs, Voltage Leads, Ground Probes and Leads, PC Software and Download Cable; Voltage Rating:600V RoHS Compliant: NA |
| ZL10310DTV-SOC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10311DTV-SOC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10312QCF | Satellite Demodulator |
| ZL10312QCG | Satellite Demodulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10311/GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311DTV-SOC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10311GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10312 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Satellite Demodulator |
| ZL10312QCF | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Satellite Demodulator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。