- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT94L31_07 (Exar Corporation) 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC PDF資料下載
參數(shù)資料
| 型號： | XRT94L31_07 |
| 廠商： | Exar Corporation |
| 英文描述： | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC |
| 中文描述： | 3通道DS3/E3/STS-1給STS-3/STM-1映射器集成電路 |
| 文件頁數(shù)： | 6/133頁 |
| 文件大?。?/td> | 1014K |
| 代理商： | XRT94L31_07 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
XRT94L31
6
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
AE19
PCS_L
I
TTL
Chip Select Input:
This active-low signal must be asserted in order to select the Micropro-
cessor Interface for READ and WRITE operations between the Micro-
processor and the XRT94L31 on-chip registers, LAPD and Trace Buffer
locations.
AD18
PRDY_L/
DTACK*RDY
O
CMOS
READY or DTACK Output:
The function of this input pin depends upon wich mode the Microproces-
sor Interface has been configured to operate in, as described below.
Intel Asynchronous Mode - RDY* - READY output:
If the Microprocessor Interface has been configured to operate in the
Intel-Asyncrhronous Mode, then this output pin will function as the
active-low READY output.
During a READ or WRITE cycle, the Microprocessor Interface block will
toggle this output pin to the logic "Low" level ONLY when it (the Micro-
processor Interface) is ready to complete or terminate the current READ
or WRITE cycle. Once the Microprocessor has determined that this
input pin has toggled to the logic "Low" level, then it is now safe for it to
move on and execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Interface block is
holding this output pin at a logic "High" level, then the MIcroprocessor is
expected to extend this READ or WRITE cycle, until it detect this output
pin being toggled to the logic "Low" level.
Motorola Mode - DTACK* - Data Transfer Acknowledge Output:
If the Microprocessor Interface has been configured to operate in the
Motorola-Asynchronous Mode, then this output pin will function as the
active-low DTACK* ouytput.
During a READ or WRITE cycle, the Microprocessor Interface block will
toggle this output pin to the logic "Low" level, ONLY when it (the Micro-
processor Interface) is ready to complete or terminate the current READ
or WRITE cycle. Once the Microprocessor has determined that this
input pin has toggled to the logic "Low" leve, then it is now safe for it to
move on and execute the next READ or WRITE cycle.
If (during a READ or WRITE cycle) the Microprocessor Interface block is
holding this output pin at a logic "High" level, then the MIcroprocessor is
expected to extend this READ or WRITE cycle, until it detects this output
pin being toggled to the logic "Low" level.
PowerPC 403 Mode - RDY - Ready Output:
If the Microprocessor Interface has been configured to operate in the
PowerPC 403 Mode, then this output pin will function as the active-high
READY output.
During a READ or WRITE cycle, the Microprocessor Interface block will
toggle this output pin to the logic "High" level, ONLY when the Micropro-
cessor Interface is ready to complete or terminate the current READ or
WRITE cycle. Once the Microprocessor has sampled this signal being
at a logic "High" level (upon the rising edge of PCLK) then it is now safe
for it to move on and execute the next READ or WRITE cycle.
The Microprocessor Interface will update the state of this output pin upon
the rising edge of PCLK.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT94L31 | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L31IB | 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER |
| XRT94L43A | SONET/SDH OC-12 TO 12XDS3/E3 MAPPER |
| XRT94L43 | SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER |
| XRT94L43IB | SONET/SDH STS-12/STM-4 TO E3/DS3/STS-1 MAPPER/DEMAPPER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L31ES-L04 | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| XRT94L31IB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L31IB-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L31IB-L | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。