- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT86VL32_07 (Exar Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT86VL32_07 |
| 廠商： | Exar Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁(yè)數(shù)： | 7/174頁(yè) |
| 文件大?。?/td> | 903K |
| 代理商： | XRT86VL32_07 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)
XRT86VL32
B
REV. V1.2.0
DUAL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
T
ABLE
67: R
ECEIVE
U
SER
C
ODE
R
EGISTER
0-31 (RUCR 0-31) H
EX
A
DDRESS
: 0
XN
380
TO
0
XN
39F ..................... 85
T
ABLE
68: R
ECEIVE
S
IGNALING
C
ONTROL
R
EGISTER
0-31 (RSCR 0-31) H
EX
A
DDRESS
: 0
XN
3A0
TO
0
XN
3BF ...................... 86
T
ABLE
69: R
ECEIVE
S
UBSTITUTION
S
IGNALING
R
EGISTER
0-31 (RSSR 0-31) H
EX
A
DDRESS
0
XN
3C0
TO
0
XN
3DF ...................... 88
T
ABLE
70: R
ECEIVE
S
IGNALING
A
RRAY
R
EGISTER
0 - 31 (RSAR 0-31) H
EX
A
DDRESS
: 0X
N
500
TO
0
XN
51F...................... 89
T
ABLE
71: LAPD B
UFFER
0 C
ONTROL
R
EGISTER
(LAPDBCR0) H
EX
A
DDRESS
: 0
XN
600........................................ 90
T
ABLE
72: LAPD B
UFFER
1 C
ONTROL
R
EGISTER
(LAPDBCR1) H
EX
A
DDRESS
: 0
XN
700........................................ 90
T
ABLE
73: PMON R
ECEIVE
L
INE
C
ODE
V
IOLATION
C
OUNTER
MSB (RLCVCU) H
EX
A
DDRESS
: 0
XN
900 ....................... 91
T
ABLE
74: PMON R
ECEIVE
L
INE
C
ODE
V
IOLATION
C
OUNTER
LSB (RLCVCL) H
EX
A
DDRESS
: 0
XN
901....................... 91
T
ABLE
75: PMON R
ECEIVE
F
RAMING
A
LIGNMENT
B
IT
E
RROR
C
OUNTER
MSB (RFAECU) H
EX
A
DDRESS
: 0
XN
902....................... 92
T
ABLE
76: PMON R
ECEIVE
F
RAMING
A
LIGNMENT
B
IT
E
RROR
C
OUNTER
LSB (RFAECL) H
EX
A
DDRESS
: 0
XN
903........................ 92
T
ABLE
77: PMON R
ECEIVE
S
EVERELY
E
RRORED
F
RAME
C
OUNTER
(RSEFC) H
EX
A
DDRESS
: 0
XN
904........................ 93
T
ABLE
78: PMON R
ECEIVE
CRC-4 B
IT
E
RROR
C
OUNTER
- MSB (RSBBECU) H
EX
A
DDRESS
: 0
XN
905........................ 93
T
ABLE
79: PMON R
ECEIVE
CRC-4 B
LOCK
E
RROR
C
OUNTER
- LSB (RSBBECL) H
EX
A
DDRESS
: 0
XN
906 ........................ 93
T
ABLE
80: PMON R
ECEIVE
F
AR
-E
ND
BL
OCK
E
RROR
C
OUNTER
- MSB (RFEBECU) H
EX
A
DDRESS
: 0
XN
907....................... 94
T
ABLE
81: PMON R
ECEIVE
F
AR
E
ND
B
LOCK
E
RROR
C
OUNTER
-LSB (RFEBECL) H
EX
A
DDRESS
: 0
XN
908........................ 94
T
ABLE
82: PMON R
ECEIVE
S
LIP
C
OUNTER
(RSC) H
EX
A
DDRESS
: 0
XN
909..................... 95
T
ABLE
83: PMON R
ECEIVE
L
OSS
OF
F
RAME
C
OUNTER
(RLFC) H
EX
A
DDRESS
: 0
XN
90A...................... 95
T
ABLE
84: PMON R
ECEIVE
C
HANGE
OF
F
RAME
A
LIGNMENT
C
OUNTER
(RCFAC) H
EX
A
DDRESS
: 0
XN
90B....................... 95
T
ABLE
85: PMON LAPD F
RAME
C
HECK
S
EQUENCE
E
RROR
C
OUNTER
1 (LFCSEC1) H
EX
A
DDRESS
: 0
XN
90C....................... 96
T
ABLE
86: PMON PRBS B
IT
E
RROR
C
OUNTER
MSB (PBECU) H
EX
A
DDRESS
: 0
XN
90D................... 96
T
ABLE
87: PMON PRBS B
IT
E
RROR
C
OUNTER
LSB (PBECL) H
EX
A
DDRESS
: 0
XN
90E................... 96
T
ABLE
88: PMON T
RANSMIT
S
LIP
C
OUNTER
(TSC) H
EX
A
DDRESS
: 0
XN
90F .................... 97
T
ABLE
89: PMON E
XCESSIVE
Z
ERO
V
IOLATION
C
OUNTER
MSB (EZVCU) H
EX
A
DDRESS
: 0
XN
910 ....................... 97
T
ABLE
90: PMON E
XCESSIVE
Z
ERO
V
IOLATION
C
OUNTER
LSB (EZVCL) H
EX
A
DDRESS
: 0
XN
911....................... 97
T
ABLE
91: PMON F
RAME
C
HECK
S
EQUENCE
E
RROR
C
OUNTER
2 (LFCSEC2) H
EX
A
DDRESS
: 0
XN
91C....................... 98
T
ABLE
92: PMON F
RAME
C
HECK
S
EQUENCE
E
RROR
C
OUNTER
3 (LFCSEC3) H
EX
A
DDRESS
: 0
XN
92C....................... 98
T
ABLE
93: B
LOCK
I
NTERRUPT
S
TATUS
R
EGISTER
(BISR) H
EX
A
DDRESS
: 0
XN
B00 ........................ 99
T
ABLE
94: B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) H
EX
A
DDRESS
: 0
XN
B01 ...................... 101
T
ABLE
95: A
LARM
& E
RROR
I
NTERRUPT
S
TATUS
R
EGISTER
(AEISR) H
EX
A
DDRESS
: 0
XN
B02 ...................... 103
T
ABLE
96: A
LARM
& E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) H
EX
A
DDRESS
: 0
XN
B03 ...................... 106
T
ABLE
97: F
RAMER
I
NTERRUPT
S
TATUS
R
EGISTER
(FISR) H
EX
A
DDRESS
: 0
XN
B04................... 108
T
ABLE
98: F
RAMER
I
NTERRUPT
E
NABLE
R
EGISTER
(FIER) H
EX
A
DDRESS
: 0
XN
B05 .................... 111
T
ABLE
99: D
ATA
L
INK
S
TATUS
R
EGISTER
1 (DLSR1) H
EX
A
DDRESS
: 0
XN
B06..................... 113
T
ABLE
100: D
ATA
L
INK
I
NTERRUPT
E
NABLE
R
EGISTER
1 (DLIER1) H
EX
A
DDRESS
: 0
XN
B07 ..................... 115
T
ABLE
101: S
LIP
B
UFFER
I
NTERRUPT
S
TATUS
R
EGISTER
(SBISR) H
EX
A
DDRESS
: 0
XN
B08 ................. 117
T
ABLE
102: S
LIP
B
UFFER
I
NTERRUPT
E
NABLE
R
EGISTER
(SBIER) H
EX
A
DDRESS
: 0
XN
B09 ..................... 120
T
ABLE
103: R
ECEIVE
L
OOPBACK
C
ODE
I
NTERRUPT
AND
S
TATUS
R
EGISTER
(RLCISR) H
EX
A
DDRESS
: 0
XN
B0A...................... 122
T
ABLE
104: R
ECEIVE
L
OOPBACK
C
ODE
I
NTERRUPT
E
NABLE
R
EGISTER
(RLCIER) H
EX
A
DDRESS
: 0
XN
B0B.................... 124
T
ABLE
105: R
ECEIVE
SA I
NTERRUPT
S
TATUS
R
EGISTER
(RSAISR) H
EX
A
DDRESS
: 0
XN
B0C.................. 125
T
ABLE
106: R
ECEIVE
SA I
NTERRUPT
E
NABLE
R
EGISTER
(RSAIER) H
EX
A
DDRESS
: 0
XN
B0D................... 128
T
ABLE
107: E
XCESSIVE
Z
ERO
S
TATUS
R
EGISTER
(EXZSR) H
EX
A
DDRESS
: 0
XN
B0E................. 131
T
ABLE
108: E
XCESSIVE
Z
ERO
E
NABLE
R
EGISTER
(EXZER) H
EX
A
DDRESS
: 0
XN
B0F................... 132
T
ABLE
109: R
X
LOS/CRC I
NTERRUPT
S
TATUS
R
EGISTER
(RLCISR) H
EX
A
DDRESS
: 0
XN
B12 ................. 133
T
ABLE
110: R
X
LOS/CRC I
NTERRUPT
E
NABLE
R
EGISTER
(RLCIER) H
EX
A
DDRESS
: 0
XN
B13.................. 135
T
ABLE
111: D
ATA
L
INK
S
TATUS
R
EGISTER
2 (DLSR2) H
EX
A
DDRESS
: 0
XN
B16..................... 136
T
ABLE
112: D
ATA
L
INK
I
NTERRUPT
E
NABLE
R
EGISTER
2 (DLIER2) H
EX
A
DDRESS
: 0
XN
B17 .................... 138
T
ABLE
113: D
ATA
L
INK
S
TATUS
R
EGISTER
3 (DLSR3) H
EX
A
DDRESS
: 0
XN
B26..................... 140
T
ABLE
114: D
ATA
L
INK
I
NTERRUPT
E
NABLE
R
EGISTER
3 (DLIER3) H
EX
A
DDRESS
: 0
XN
B27 ................... 142
T
ABLE
115: LIU C
HANNEL
C
ONTROL
R
EGISTER
0 (LIUCCR0) H
EX
A
DDRESS
: 0
X
0F
N
0.................. 144
T
ABLE
116: E
QUALIZER
C
ONTROL
AND
T
RANSMIT
L
INE
B
UILD
O
UT
............................................................................................... 146
T
ABLE
117: LIU C
HANNEL
C
ONTROL
R
EGISTER
1 (LIUCCR1) H
EX
A
DDRESS
: 0
X
0F
N
1.................. 147
T
ABLE
118: LIU C
HANNEL
C
ONTROL
R
EGISTER
2 (LIUCCR2) H
EX
A
DDRESS
: 0
X
0F
N
2.................. 149
T
ABLE
119: LIU C
HANNEL
C
ONTROL
R
EGISTER
3 (LIUCCR3) H
EX
A
DDRESS
: 0
X
0F
N
3.................. 151
T
ABLE
120: LIU C
HANNEL
C
ONTROL
I
NTERRUPT
E
NABLE
R
EGISTER
(LIUCCIER) H
EX
A
DDRESS
: 0
X
0F
N
4................... 153
T
ABLE
121: LIU C
HANNEL
C
ONTROL
S
TATUS
R
EGISTER
(LIUCCSR) H
EX
A
DDRESS
: 0
X
0F
N
5 .................... 154
T
ABLE
122: LIU C
HANNEL
C
ONTROL
I
NTERRUPT
S
TATUS
R
EGISTER
(LIUCCISR) H
EX
A
DDRESS
: 0
X
0F
N
6.................... 157
T
ABLE
123: LIU C
HANNEL
C
ONTROL
C
ABLE
L
OSS
R
EGISTER
(LIUCCCCR) H
EX
A
DDRESS
: 0
X
0F
N
7 .................... 159
T
ABLE
124: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
1 (LIUCCAR1) H
EX
A
DDRESS
: 0
X
0F
N
8 .................... 159
T
ABLE
125: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
2 (LIUCCAR2) H
EX
A
DDRESS
: 0
X
0F
N
9 .................... 159
T
ABLE
126: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
3 (LIUCCAR3) H
EX
A
DDRESS
: 0
X
0F
N
A.................... 160
T
ABLE
127: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
4 (LIUCCAR4) H
EX
A
DDRESS
: 0
X
0F
N
B.................... 160
T
ABLE
128: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
5 (LIUCCAR5) H
EX
A
DDRESS
: 0
X
0F
N
C.................... 160
T
ABLE
129: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
6 (LIUCCAR6) H
EX
A
DDRESS
: 0
X
0F
N
D.................... 161
T
ABLE
130: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
7 (LIUCCAR7) H
EX
A
DDRESS
: 0
X
0F
N
E.................... 161
T
ABLE
131: LIU C
HANNEL
C
ONTROL
A
RBITRARY
R
EGISTER
8 (LIUCCAR8) H
EX
A
DDRESS
: 0
X
0F
N
F .................... 161
T
ABLE
132: LIU G
LOBAL
C
ONTROL
R
EGISTER
0 (LIUGCR0) H
EX
A
DDRESS
: 0
X
0FE0 .................. 162
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT86VL32IB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL34_07 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL34_1 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL34 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| XRT86VL34_2 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT86VL32ES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86VL32IB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 2 IND FULL DPLX FIFO TWO-FRAME, CAS, CCS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86VL32IB-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 1-Ch T1/E1/J1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT86VL34 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION |
| XRT86VL34_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。