- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2121 > XRT83SL216IB-F (Exar Corporation)IC LIU SH E1 16CH 289STBGA PDF資料下載
參數(shù)資料
| 型號： | XRT83SL216IB-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 11/42頁 |
| 文件大小： | 0K |
| 描述： | IC LIU SH E1 16CH 289STBGA |
| 標(biāo)準(zhǔn)包裝： | 84 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 16/16 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 289-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 289-STBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
XRT83SL216
17
REV. 1.0.0
16-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
1.4.1
RLOS (Receiver Loss of Signal)
The XRT83SL216 supports both G.775 or ETSI-300-233 RLOS detection scheme.
In G.775 mode, RLOS is declared when the received signal is less than 320mV for more than 32 consecutive
pulse periods (typical). The device clears RLOS when the receive signal achieves 12.5% ones density with no
more than 15 consecutive zeros in a 32 bit sliding window and the signal level exceeds 550mV (typical).
In ETSI-300-233 mode the device declares RLOS when the input level drops below 320mV (typical) for more
than 2048 pulse periods (1msec). The device clears RLOS when the receive signal achieves 12.5% ones
density with no more than 15 consecutive zeros in a 32 bit sliding window and the signal level exceeds 550mV
(typical).
1.4.2
AIS (Alarm Indication Signal)
The XRT83SL216 adheres to ITU-T G.775 or ETSI-300-233 specifications for an all ones pattern detection by
programming the appropriate channel register. The alarm indication signal is set to "1" if an all ones pattern is
detected. In G.775 mode, AIS is defined as 2 or less zeros in 2 consecutive double frame (512-bit window)
periods. AIS will clear when the incoming signal has 3 or more zeros in the same time period. In ETSI-300-233
mode, AIS is defined as less than 3 zeros in a 512-bit window.
1.4.3
LCV (Line Code Violation Detection)
In HDB3 mode, the LCV pin will be set to "High" if the receiver detects excessive zero’s, bipolar violations or
HDB3 code violations. If the device is configured in AMI mode, any bipolar violations will cause the LCV pin to
go "High".
1.5
Receive Jitter Attenuator
The jitter attenuator can be configured in the receive path to reduce phase and frequency jitter in the recovered
clock. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth of 32-bit or 64-bit. If
the LIU is used for line synchronization (loop timing systems), the JA should be enabled. When the Read and
Write pointers of the FIFO are within 2-Bits of over-flowing or under-flowing, the bandwidth of the jitter
attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this condition
occurs, the jitter attenuator will not attenuate input jitter until the Read/Write pointer’s position is outside the 2-
Bit window. The JA has a typical clock delay equal to of the FIFO bit depth.
NOTE: If the LIU is used in a multiplexer/mapper application where stuffing bits are typically removed, the JA can be
configured in the transmit path to smooth out the gapped clock. See the Transmit Section of this datasheet.
1.6
HDB3 Decoder
In single rail mode, RPOS is the output of decoded AMI or HDB3 signals and RNEG is the LCV output. HDB3
data is defined as any block of 4 successive zeros replaced with OOOV or BOOV, so that two successive V
pulses are of opposite polarity to acheive zero DC offset. If the HDB3 decoder is selected, the receive path
removes the V and B pulses so that the original data is output to RPOS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT83SL28IV-F | IC LIU SH E1 8CH 144TQFP |
| XRT83SL30IV-F | IC LIU T1/E1/J1 SGL 64TQFP |
| XRT83SL314IB-L | IC LIU SH T1/E1/J1 14CH 304TBGA |
| XRT83SL34IV-F | IC LIU T1/E1/J1 QUAD 128TQFP |
| XRT83SL38IB-F | IC LIU SH T1/E1/J1 OCTAL 225BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83SL28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT |
| XRT83SL28ES | 功能描述:外圍驅(qū)動器與原件 - PCI 8 CH E1 LIU SH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83SL28IV | 功能描述:接口 - 專用 . . RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59 |
| XRT83SL28IV-F | 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83SL30 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。