- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT79L74 (Exar Corporation) 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT79L74 |
| 廠商： | Exar Corporation |
| 英文描述： | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| 中文描述： | 4 -通道DS3/E3自動(dòng)柜員機(jī)用戶到網(wǎng)絡(luò)接口/ Combo IC對(duì)購(gòu)買力平價(jià) |
| 文件頁(yè)數(shù)： | 14/70頁(yè) |
| 文件大?。?/td> | 547K |
| 代理商： | XRT79L74 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
XRT79L74
REV. P1.0.0
PRELIMINARY
4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
12
F3
B25
H3
D25
TxPOHClk1
TxPOHClk2
TxPOHClk3
TxPOHClk4
O
O
O
O
Transmit PLCP Frame POH Byte Insertion Clock:
These pins, along with the TxPOH and the TxPOHMSB input pins, function as
the Transmit PLCP Frame POH Byte serial input port. These output pins func-
tion as clock output signals that are used to sample the user’s POH data at the
TxPOH input pins. These output pins are always active, independent of the state
of the TxPOHIns pins.
N
OTE
:
These pins are only active if the XRT79L74 has been configured to
operate in the ATM/PLCP Mode.
R1
M25
U1
P25
TxOHInd1/
TxPFrame1/
TxHDLCDat1_6
TxOHInd2/
TxPFrame2/
TxHDLCDat2_6
TxOHInd3/
TxPFrame3/
TxHDLCDat3_6
TxOHInd4/
TxPFrame4/
TxHDLCDat4_6
I/O
I/O
I/O
I/O
Transmit Overhead Data Indicator Output/Transmit PLCP Frame Boundary
Indicator Output/Transmit HDLC Controller Data Bit 6 input pin:
The function of these input/output pins depends upon whether the XRT79L74
has been configured to operate in the Clear-Channel Framer Mode, the ATM/
PLCP Mode or the High-Speed HDLC Mode.
Clear-Channel Framer Mode - TxOHInd:
In the Clear-Channel Framer Mode, these output pins function as the transmit
overhead data indicator for the local terminal equipment. These output pins are
pulsed "High" for one DS3 or E3 bit period in order to indicate to the local termi-
nal equipment that the Transmit Section of the Framer is going to be processing
an overhead bit, upon the next rising edge of TxInClk., and will NOT latch the
data that is applied to the TxSer input pins. Therefore, when the local terminal
equipment samples the TxOHInd output pin "High", then it must not apply the
next payload bit to TxSer input pin. These output pins serve as a warning that
this particular payload bit is going to be ignored by the Transmit Section of the
Framer, and will not be inserted into payload bits, within the outbound DS3 or E3
data stream.
ATM/PLCP Mode - TxPFrame:
If the XRT79L74 is configured to operate in the ATM UNI/PLCP Mode, then
these output pins will denote the boundaries of outbound PLCP frames, as they
are being processed by the Transmit PLCP Processor block. These outputs
pulse "High" when the last nibble of a given PLCP frame is being routed to the
Transmit DS3/E3 Framer block.
These output pins are inactive if the XRT79L74 is operating in the Direct-Mapped
ATM Mode.
High-Speed HDLC Controller Mode - TxHDLCDat_6:
If the XRT79L74 is configured to operate in the High-Speed HDLC Controller
mode, then the local terminal equipment will be provided with a byte-wide Trans-
mit HDLC Controller byte-wide input interface. These input pins will function as
Bit 6 within this byte wide interface.
Data, residing on the Transmit HDLC Controller byte wide input interface, will be
sampled upon the rising edge of the TxHDLCClk output signals.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT79L74IB | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000ID | Clock Synchronizer/Adapter for Communications |
| XRT8000 | Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器) |
| XRT8001 | WAN Clock for T1 and E1 Systems |
| XRT8001ID | WAN Clock for T1 and E1 Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT79L74IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000D | 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS |
| XRT8000ES | 功能描述:鎖相環(huán) - PLL WAN CLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。