參數(shù)資料
型號(hào): XRT7300IV
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: E3/DS3/STS-1 LINE INTERFACE UNIT
中文描述: DATACOM, PCM TRANSCEIVER, PQFP44
封裝: 10 X 10 MM, 1.40 MM HEIGHT, TQFP-44
文件頁數(shù): 10/55頁
文件大?。?/td> 608K
代理商: XRT7300IV
XRT7300
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.1.1
á
6
20
SDO/(LCV)
O
Serial Data Output from the Controller Port/(Line Code Violation Output
(LCV) Indicator.):
The function of this input pin depends upon whether the XRT7300 is operating in
the HOST or the Hardware Mode.
HOST Mode - Microprocessor Serial Interface - Serial Data Output.
This pin serially outputs the contents of the specified Command Register during
Read Operations. The data on this pin is updated on the falling edge of the
SCLK input signal. This pin is tri-stated upon completion of data transfer.
Hardware Mode - Line Code Violation Output Indicator.
This pin pulses “High” for one bit period any time the Receive Section of the
XRT7300 detects a Line Code Violation in the incoming E3, DS3 or STS-1 Data
Stream.
21
SCLK/(ENCO-
DIS)
I
Microprocessor Serial Interface Clock Signal/Encoder Disable:
HOST Mode - Microprocessor Serial Interface Clock Signal
This signal is used to sample the data on the SDI pin on the rising edge of this
signal. Additionally, during Read operations the Microprocessor Serial Interface
updates the SDO output on the falling edge of this signal.
Hardware Mode - B3ZS/HDB3 Encoder Disable
Setting this input pin “High” disables the B3ZS/HDB3 Encoder and configures
the XRT7300 to transmit the line signal in an AMI Format.
Setting this input pin “Low” enables the B3ZS/HDB3 Encoder and configures the
XRT7300 to transmit the line signal in the B3ZS format (for DS3/STS-1 opera-
tion) or in the HDB3 format (for E3 operation).
22
CS/(DECODIS)
I
Microprocessor Serial Interface - Chip Select/Decoder Disable
The function of this input pin depends upon whether the XRT7300 is operating in
the HOST or the Hardware Mode.
HOST Mode - Chip Select Input:
The Local Microprocessor must assert this pin (e.g., set it to “0”) in order to
enable communication with the XRT7300 via the Microprocessor Serial Inter-
face.
Hardware Mode - (B3ZS/HDB3 Decoder Disable)
Setting this input pin “High” disables the B3ZS/HDB3 Decoder. Setting this input
pin “Low” enables the B3ZS/HDB3 Decoder.
23
RLOL
O
Receive Loss of Lock Output Indicator
This output pin toggles “High” if the XRT7300 has detected a Loss of Lock Con-
dition. The XRT7300 declares an LOL (Loss of Lock) Condition if the recovered
clock frequency deviates from the Reference Clock frequency (available at the
EXCLK input pin) by more than 0.5%.
24
RLOS
O
Receive Loss of Signal Output Indicator
This output pin toggles “High” if the XRT7300 has detected a Loss of Signal
Condition in the incoming line signal.
The criteria the XRT7300 uses to declare an LOS Condition depends upon
whether the device is operating in the E3 or DS3/STS-1 Mode.
25
GND
****
Digital GND
26
VDD
****
Digital VDD
PIN DESCRIPTION
P
IN
#
S
YMBOL
T
YPE
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
XRT7300 E3/DS3/STS-1 LINE INTERFACE UNIT
XRT7302 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元)
XRT73L02M TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L02MIV TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L02 2 Channel E3/DS3/STS-1 Line Interface Unit(2通道 E3/DS3/STS-1線接口單元)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT7300IV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT7300IVTR 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT7300IVTR-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT7302IV 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver
XRT73L00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT