- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11000 > XRT5683AIDTR-F (Exar Corporation)IC PCM LINE INTERFACE 18SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT5683AIDTR-F |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PCM LINE INTERFACE 18SOIC |
| 產(chǎn)品變化通告： | Packaging Change 15/Jul/2010 |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 功能： | PCM 線路接口芯片 |
| 接口： | PCM |
| 電路數(shù)： | 1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 電流 - 電源： | 40mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 18-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 18-SOIC |
| 包裝： | 帶卷 (TR) |
XR-T5683A
2
Rev. 2.0.2
PIN CONFIGURATION
18 Lead PDIP (0.300”)
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
TVCC
TPOS
TCLK
TXDATA-
PDC
RXDATA-
RXDATA+
TE
TGND
TXDATA+
TNEG
RPOS
BIAS
TANK BIAS
RGND
RCLK
RNEG
RVCC
18 Lead SOIC (JEDEC, 0.300”)
18
1
10
9
2
3
4
5
6
7
15
14
13
12
11
17
16
8
PDC
RXDATA-
RXDATA+
TE
BIAS
TANK BIAS
RGND
RCLK
RVCC
TVCC
TPOS
TCLK
TXDATA-
TGND
TXDATA+
TNEG
RPOS
RNEG
PIN DESCRIPTION
Pin #
Symbol
Type
Description
1
PDC
Peak Detector Capacitor.
This pin should be connected to a 0.1
F capacitor.
2
RXDATA-
I
Receive Analog Input Positive.
Line analog input.
3
RXDATA+
I
Receive Analog Input Negative.
Line analog input.
4
TE
O
Tank Excitation Output.
This output connects to one side of the tank circuitry.
5
BIAS
O
Bias.
This output is to be connected to the center tap of the receive transformer.
6
TANK BIAS
O
Tank Bias.
The tank circuitry is biased via this output.
7
RGND
Receiver Ground.
To minimize ground interference a separate pin is used to ground the
receive section.
8
RCLK
O
Recovered Receive Clock.
Recovered clock signal to the terminal equipment.
9
RVCC
Receive Supply Voltage.
5V supply voltage to the receive section.
10
RNEG
O
Receive Negative Data.
Negative pulse data output to the terminal equipment (active low).
11
RPOS
O
Receive Positive Data.
Positive pulse data output to the terminal equipment (active low).
12
TNEG
I
Transmit Negative Data.
TNEG is valid while TCLK is high.
13
TXDATA+
O
Transmit Positive Output.
Transmit bipolar signal is driven to the line via a transformer.
14
TGND
Transmit Ground.
15
TXDATA-
O
Transmit Negative Output.
Transmit bipolar signal is driven to the line via a transformer.
16
TCLK
I
Transmit Clock.
Timing element for TPOS and TNEG.
17
TPOS
I
Transmit Positive Data.
TPOS is valid while TCLK is high.
18
TVCC
Transmit Supply Voltage.
5V supply voltage to the transmit section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC908QY2AMPE | IC MCU 8BIT 1.5K FLASH 16DIP |
| VI-20L-IY-F3 | CONVERTER MOD DC/DC 28V 50W |
| VE-BNZ-IV-S | CONVERTER MOD DC/DC 2V 60W |
| VE-BNY-IX-B1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| VE-BNY-IW-B1 | CONVERTER MOD DC/DC 3.3V 66W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR-T5683AIP | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:PCM Line Interface Chip |
| XRT5683AIP-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XR-T5684 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:XR-T5684 - Replacing EXAR XR-T5684 with an LXT301Z Short-Haul Transceiver |
| XR-T5684IJ | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:CEPT/T1 Interface |
| XR-T5684IP | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:CEPT/T1 Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。