- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2018 > XRD98L62ACV-F (Exar Corporation)IC CCD DIGITIZER 12BIT 48TQFP PDF資料下載
參數(shù)資料
| 型號： | XRD98L62ACV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 8/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 標準包裝： | 250 |
| 位數(shù)： | 12 |
| 通道數(shù)： | 1 |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.6 V |
| 封裝/外殼： | 48-TQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
XRD98L62
16
Rev. P2.00
Preliminary
RBenable RBreg
8
RBreg
7
RBreg
6
RBreg
5
Rbreg
4
RBreg
3
RBreg
2
RBreg
1
RBreg
0
Selected Register
0
xxxxxxxxx
none (ADC data output)
1
000000000
Gain
1
000000001
Offset
1
000000010
Calibration
1
000000011
Wait A
1
000000100
Wait B
1
000000101
OB Lines
1
000000110
CDAC
1
000000111
FDAC
1
000001000
Control
1
000001001
Polarity
1
000001010
Clock
1
000001011
Delay A
1
000001100
Delay B
1
000001101
DAC0
1
000001110
DAC1
1
000111110
ReadBack
1
000111111
Reset
1
0
1
xxxxxx
FDAC output from Cal. logic
1
0
1
0
xxxxxx
CDAC output from Cal. logic
1
0
1
xxxxxx
Avg. output from Cal logic
Serial Interface Read Back
The readback function is used to view the content of
the serial interface registers as well as several key
registers in the calibration logic. Readback is enabled
by writing a 1 to the RBenable bit of the Readback
register, bit D9 of register 62.
In the readback mode, the content of the selected
register is output on the 10 MSBs of the ADC output
bus pins DB[11:2]. As long as valid clocks and CCD
signal are applied, the calibration will continue to
function properly during readback (internally the ADC
data is still sent to the calibration logic).
Registers are selected for readback by writing to the
RBreg[8:0] bits in the Readback register, bits D8 to D0
of register 62. If RBreg[8:6]=000, then RBreg[5:0] are
used to address the serial interface registers. Cur-
rently only register addresses 0 to 14, 62 and 63 are
defined. If RBreg[8:6]
≠000, then RBreg[5:0] are ig-
nored and RBreg[8:6] are used to address registers in
the calibration logic. Currently only three calibration
registers are accessible.
Table 2. Read-back Register Selection
相關PDF資料 |
PDF描述 |
|---|---|
| XRD98L63AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRD98L62EVAL | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 XRD98L62 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD98L62ZEVAL | 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 Eval Board (Solder) XRD98L62AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| XRD98L63 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L63AIV | 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L63AIV-F | 功能描述:模數(shù)轉換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。