- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11834 > XR88C681P/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF資料下載
參數(shù)資料
| 型號： | XR88C681P/40-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 58/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 標準包裝： | 9 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 1016-1640 XR88C681P/40-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
6
Rev. 2.11
44 PLCC
40 PDIP,
CDIP
28 PDIP
Symbol
Type
Description
30
27
OP4
(RXRDY/
FFULL_A)
O
Output 4 (General Purpose Output).
This output pin
can also be programmed to function as the open-drain,
active-low, “Receiver Ready” or “FIFO Full” indicator
output for Channel A. (-RXRDY_A/-FFULL_A)
31
28
OP2
(TXCA_16)
(TXCA-1X)
(RXCA_1X)
O
Output 2 (General Purpose Output).
This output pin
can also be programmed to function as any of the fol-
lowing: The Channel A Transmitter 16X or 1X clock
output (TXCA_16X or TXCA_1X), or the Channel A
Receiver 1X clock output (RXCA_1X).
32
29
20
OP0
(RTSA)
O
Output 0 (General Purpose Output).
This output pin
can also be programmed to function as the active-low,
Request-to-Send output for Channel A (-RTSA).
33
30
21
TXDA
O
Transmitter Serial Data Output (Channel A).
The
least significant bit of the character is transmitted first.
This output is held in the marking (high) state when the
transmitter is idle, disabled, or operating in the Local
LOOPBACK mode. If an external transmitter clock is
specified, TXCA, the data is shifted out of the TSR
(Transmitter Shift Register) on the falling the edge of
the clock.
34
NC
No Connect.
35
31
22
RXDA
I
Receive Serial Data Input (Channel A).
The least
significant bit of the character is received first. If an
external receiver clock, RXCA, is specified, the data is
sampled on the rising edge of the clock.
36
32
23
X1/CLK
I
Crystal Output of External Clock Input.
This pin is
the connection for one side of the crystal and a capaci-
tor to ground when the internal oscillator is used. If the
oscillator is not used, an external clock signal must be
supplied at this input.
In order for the XR88C681 device to function properly,
the user must supply a signal with frequencies be-
tween 2.0MHz and 4.0MHz. This requirement can be
met by either a crystal oscillator or by the external
TTL-compatible clock signal.
37
33
24
X2
O
Crystal Input.
Connection for the one side of the crys-
tal (opposite of X1/CLK). If the oscillator is used, a
capacitor must also be connected from this pin to
ground. This pin must be left open if an external clock
is supplied at X1/CLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27472T16B8PA | CONN RCPT 8POS WALL MT W/PINS |
| MS27473E12F8PA | CONN PLUG 8POS STRAIGHT W/PINS |
| VI-JWH-IW-F3 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681XR101524CNN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101524M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101524N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101528CJJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101528CNN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。