- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11834 > XR88C681P/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF資料下載
參數(shù)資料
| 型號： | XR88C681P/40-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 36/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 標準包裝： | 9 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應商設備封裝： | 40-PDIP |
| 包裝： | 管件 |
| 其它名稱： | 1016-1640 XR88C681P/40-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
4
Rev. 2.11
PIN DESCRIPTION
44 PLCC
40 PDIP,
CDIP
28 PDIP
Symbol
Type
Description
1
NC
No Connection.
2
1
A0
I
LSB of Address Input.
This input, along with Address Inputs,
A1 - A3 are used to select certain registers within the DUART
device, during READ and WRITE operations with the CPU.
3
2
IP3
(TXCA - I)
(RXCA - Z)
I
Input Port 3.
General Purpose Input - When the DUART is
operating in the I-mode, this input can also be used as the
external clock input for the Channel A Transmitter (TXCA).
When the DUART is operating in the Z-Mode, this input can
be used as the external clock input for the Channel A Receiv-
er (RXCA).
4
3
2
A1
I
Address Input.
5
4
IP1
(-CTSB)
I
Input Port 1.
General Purpose Input - This input can also be
used as the Active Low, “Channel B Clear to Send” input.
(-CTSB)
6
5
3
A2
I
Address Input.
7
6
4
A3
I
MSB of Address Input.
This input, along with Address In-
puts, A0 - A2 are used to select certain registers within the
DUART device, during READ and WRITE operations with the
CPU.
8
7
IP0
(-CTSA)
I
Input 0.
General Purpose Input - This input can also be used
as the active-low, “Channel A Clear-to-Send” input. (-CTSA)
9
8
5
-WR
I
Write Strobe (Active-Low).
A “l(fā)ow” on this input while -CS is
also “l(fā)ow” writes the contents of the Data Bus into the ad-
dressed register, within the DUART. The transfer occurs on
the rising edge of -WR.
10
9
6
-RD
I
Read Strobe (Active Low).
A “l(fā)ow” on this input while -CS is
also “l(fā)ow” places the contents of the addressed DUART regis-
ter, on the data bus.
11
10
7
RXDB
I
Receive Serial Data Input (Channel B).
The least significant
bit of the character is received first. If external receiver clock,
RXCB, is specified, the data is sampled on the rising edge of
this clock.
12
NC
No Connect.
13
11
8
TXDB
O
Transmitter Serial Data Output (Channel B).
The least sig-
nificant bit of the character is transmitted first. This output is
held in the high (marking state) when the transmitter is idle,
disabled, or when the channel is operating in the local LOOP-
BACK mode. If an external transmitter clock is specified,
TXCB, the transmitted data is shifted out of the TSR (Trans-
mitter Shift Register) on the falling the edge of this clock.
相關PDF資料 |
PDF描述 |
|---|---|
| MS27472T16B8PA | CONN RCPT 8POS WALL MT W/PINS |
| MS27473E12F8PA | CONN PLUG 8POS STRAIGHT W/PINS |
| VI-JWH-IW-F3 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681XR101524CNN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101524M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101524N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101528CJJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR88C681XR101528CNN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。