參數(shù)資料
型號(hào): XR88C681CJ-F
廠商: Exar Corporation
文件頁(yè)數(shù): 67/101頁(yè)
文件大?。?/td> 0K
描述: IC UART CMOS DUAL 44PLCC
標(biāo)準(zhǔn)包裝: 27
特點(diǎn): *
通道數(shù): 2,DUART
FIFO's: 1 字節(jié),3 字節(jié)
電源電壓: 4.75 V ~ 5.25 V
帶并行端口:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.59x16.59)
包裝: 管件
其它名稱: 1016-1327-5
XR88C681
68
Rev. 2.11
F.3 28 Pin DIP Packaged DUARTs
The 28 pin DIP packaged devices have only two output
ports, OP0 and OP1. Hence the effect of the “SET
OUTPUT PORT BITS” and “CLEAR OUTPUT PORT
BITS” commands only effects these two pins. Additionally
-RTSA and -RTSB are the only alternative output port pin
functions available to this version of the XR88C681.
G. SERIAL CHANNELS A and B
Each serial channel of the DUART comprises a
full-duplex asynchronous receiver and transmitter. The
two channels can independently select their operating
frequency (from the BRG, the C/T, or an external clock) as
well as operating mode. Besides the normal mode in
which the receiver and transmitter of each channel
operate independently, the DUART can be configured to
operate in various looping modes, which are useful for
local and remote diagnostics, as well as in a wake up
mode used for multi-drop applications.
In this section certain symbols will be used to denote
certain aspects of the Transmitter and Receiver. The
definition of some of these symbols follows.
TXDn - Transmitter (Serial) Data Output for Channel n
TXCn - Transmitter Clock Signal for Channel n
RXDn - Receiver (Serial) Data Input for Channel n
RXCn - Receiver Clock Signal for Channel n
This section of the data sheet discusses the resources
that are available to each channel. These resources are
listed here:
D
Transmitter (Transmit Holding Register and Transmit
Shift Register)
D
Receiver (Receive Holding Register and Receive
Shift Register)
D
Status Register
D
Mode Registers
D
Command Register (See
Section B.2, Command
Decoding)
D
Clock Select Register (See
Section D, Timing
Control Block)
G.1 Transmitter (TSR and THR)
The transmitter accepts parallel data from the CPU and
converts it to a serial bit stream where it is output at the
TXDn pin, adding start, stop and optional parity bits as
required by the asynchronous protocol.
Each transmitter consists of a Transmit Shift register (TSR)
and a Transmit Holding Register (THR). The THR is
actually a 1 byte FIFO.
Figure 35 presents a simplified
illustration of the TSR and THR. The CPU initiates the
transmission of serial data by writing character data to the
THR. The character will be loaded into and processed
through the FIFO, until it reaches the TSR. During the
transition from the THR to the TSR, the character data is
serialized and is transmitted out of the chip via the TXDn pin.
TXDn
Outgoing
Serial Data
Transmit Holding
Register
Transmit Shift Register
TXCn
Transmitter Clock (from Timing Block)
From Data Bus.
Parallel Data from
the CPU
Figure 35. A Simplified Drawing Depicting the Transmit Shift Register and the Transmit Holding Register.
相關(guān)PDF資料
PDF描述
XR16M2550IM48-F IC UART FIFO 16B 1.8V DL 48TQFP
ST16C552CJ68-F IC UART FIFO PAR 16B DUAL 68PLCC
XR16L2752IJ-F IC UART FIFO 64B DUAL 44PLCC
ST16C552IJ68-F IC UART FIFO 16B DUAL 68PLCC
XR88C92IJ-F IC UART FIFO DUAL 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR88C681CJTR-F 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR88C681CN/40 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART)
XR88C681CP/28 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART)
XR88C681CP/28-F 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR88C681CP/40 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel