參數(shù)資料
型號： XR19L220IL40-F
廠商： Exar Corporation
文件頁數(shù)： 2/43頁
文件大?。?/td> 0K
描述： IC UART/TXRX RS232 40QFN
標(biāo)準(zhǔn)包裝： 490
特點： *
通道數(shù)： 1，UART
FIFO's： 16 字節(jié)
規(guī)程： RS232
電源電壓： 3 V ~ 5.5 V
帶自動流量控制功能： 是
帶故障啟動位檢測功能： 是
帶調(diào)制解調(diào)器控制功能： 是
帶CMOS： 是
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 40-QFN 裸露焊盤（6x6）
包裝： 托盤
XR19L220
10
SINGLE CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER
REV. 1.0.2
2.10.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
2.10.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 16 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by
IER bit-1. The Transmitter Empty Flag (LSR bit-6) is set when both the TSR and the FIFO become empty.
2.11
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and 16 bytes of FIFO which includes a
byte-wide Receive Holding Register (RHR). The RSR uses the 16X clock for timing. On the rising edge of RXD
(or falling edge of RX) of a start or a false start bit, an internal receiver counter starts counting at the 16X clock
rate. After 8 clocks the start bit period should be at the center of the start bit. At this time the start bit is sampled
and if it is still LOW it is validated as a start bit. Evaluating the start bit in this manner prevents the receiver from
assembling a false character. Each of the data, parity and stop bits is sampled at the middle of the bit to
prevent false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading
the receive data byte from RHR, the receive FIFO pointer is bumped and the error tags are immediately
updated to reflect the status of the data byte in RHR register. RHR can generate a receive data ready interrupt
FIGURE 6. TRANSMITTER OPERATION IN NON-FIFO MODE
FIGURE 7. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X Clock
Transm it Data Shift Register
(TSR)
Transm it
Data Byte
Transm it
FIFO
16X Clock
Auto CTS Flow Control (CTS# pin)
Auto Software Flow Control
Flow Control Characters
(Xoff1,2 and Xon1,2 Reg.)
TXF IF O 1
THR Interrupt (ISR bit-1):
FIFO is Enabled by FCR bit-0=1
- W hen the TX FIFO falls below the
program m ed Trigger Level, and
- W hen the TX FIFO becom es em pty.
相關(guān)PDF資料
PDF描述
XR19L222IL64-F IC UART/TXRX RS232 64QFN
XR19L400IL40-F IC UART/TXRX RS485 40QFN
XR19L402IL48-F IC UART/TXRX RS485 48QFN
XR20M1170IL24TR-F IC UART FIFO I2C/SPI 64B 24QFN
XR20M1172IG28-F IC UART FIFO I2C/SPI 64B 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR19L222 制造商:EXAR 制造商全稱:EXAR 功能描述:TWO CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER
XR19L222IL64 制造商:EXAR 制造商全稱:EXAR 功能描述:TWO CHANNEL INTEGRATED UART AND RS-232 TRANSCEIVER
XR19L222IL64-0B-EB 功能描述:界面開發(fā)工具 Supports L222 64 pin QFN, pci Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR19L222IL64-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR19L400 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL INTEGRATED UART AND RS-485 TRANSCEIVER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*