- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376455 > XR17L152CM (EXAR CORP) 3.3V PCI BUS DUAL UART PDF資料下載
參數(shù)資料
| 型號： | XR17L152CM |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3.3V PCI BUS DUAL UART |
| 中文描述： | 2 CHANNEL(S), 3.125M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1 MM HEIGHT, TQFP-100 |
| 文件頁數(shù)： | 19/55頁 |
| 文件大?。?/td> | 318K |
| 代理商： | XR17L152CM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
XR17L152
3.3V PCI BUS DUAL UART
REV. 1.1.0
á
DISCONTINUED
19
3.1
FIFO
DATA LOADING AND UNLOADING THROUGH THE DEVICE CONFIGURATION REGISTERS
IN 32-BIT FORMAT
The transmit and receive data registers are defined for channels 0 and 1 with each channel having its own
address as shown in
Table 2
for faster loading and unloading. The following paragraphs illustrate the receive
and transmit data registers in more detail.
Each Channel Normal Receive Data FIFO
Address for channels 0 and 1 are at 0x0100 and 0x0300.
Each Channel Normal Transmit Data
FIFO Address for Channel 0 and 1 are at 0x0100 and 0x0300.
R
EAD
RX FIFO,
WITH N
O
E
RRORS
B
YTE
3
B
YTE
2
B
YTE
1
B
YTE
0
Read n+0 to n+3
FIFO Data n+3
FIFO Data n+2
FIFO Data n+1
FIFO Data n+0
Read n+4 to n+7
FIFO Data n+7
FIFO Data n+6
FIFO Data n+5
FIFO Data n+4
Etc.
W
RITE
TX FIFO
B
YTE
3
B
YTE
2
B
YTE
1
B
YTE
0
Write n+0 to n+3
FIFO Data n+3
FIFO Data n+2
FIFO Data n+1
FIFO Data n+0
Write n+4 to n+7
FIFO Data n+7
FIFO Data n+6
FIFO Data n+5
FIFO Data n+4
Etc.
PCI Bus
Data Bit-31
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
B2
B1
B0
Receive Data Byte n+3
Receive Data Byte n+2
Receive Data Byte n+1
Receive Data Byte n+0
PCI Bus
Data Bit-0
Channel 0 to 1 ReceiveData in 32-bit alignment through the Configuration Register Address
0x0100 and 0x0300
PCI Bus
Data Bit-31
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
B2
B1
B0
B7
B6
B5
B4
B3
B2
B1
B0
Transmit Data Byte n+3
Transmit Data Byte n+2
Transmit Data Byte n+1
Transmit Data Byte n+0
PCI Bus
Data Bit-0
Channel 0 to 1 Transmit Data in 32-bit alignment through the Configuration Register Address
0x0100 and 0x0300
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR2001 | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2002CN | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2003 | High-Voltage, High-Current Darlington Transistor Arrays |
| XR2003CN | Programable Driver IC |
| XR2004 | High-Voltage, High-Current Darlington Transistor Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR17L152IM | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS DUAL UART |
| XR17L154 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART |
| XR17L154CV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| XR17L154IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3.3V PCI BUS QUAD UART |
| XR17V252 | 制造商:EXAR 制造商全稱:EXAR 功能描述:66 MHZ PCI BUS DUAL UART WITH POWER MANAGEMENT SUPPORT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。