XR16V2650
14
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO
REV. 1.0.2
FIGURE 8. RECEIVER OPERATION IN NON-FIFO MODE
FIGURE 9. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE
R e ce ive D a ta S h ift
Re g iste r (R S R )
Re ce ive
D a ta B yte
an d E rro rs
R H R In te rru p t (IS R b it-2 )
Re ce ive D a ta
H o ld in g R e g iste r
(RHR )
R X FIFO 1
16X or 8X o r 4X C lo ck
( D L D [5:4] )
R e ce ive D a ta C h a ra cte rs
D a ta B it
V a lid a tio n
E rro r
Ta g s in
LS R bits
4:2
Receive Data Shift
Register (RSR)
RXFIFO1
16X or 8X or 4X Clock
( DLD[5:4] )
Error
T
a
gs
(32-
sets)
E
rro
rT
ag
si
n
LSR
bi
ts
4:
2
Receive Data Characters
Data Bit
Validation
Receive
Data FIFO
Receive
Data
Receive Data
Byte and Errors
RHR Interrupt (ISR bit-2) programmed for
desired FIFO trigger level.
FIFO is Enabled by FCR bit-0=1
RTS# de-asserts when data fills above the flow
control trigger level to suspend remote transmitter.
Enable by EFR bit-6=1, MCR bit-1.
RTS# re-asserts when data falls below the flow
control trigger level to restart remote transmitter.
Enable by EFR bit-6=1, MCR bit-1.
32 bytes by 11-bit
wide FIFO
FIFO
Trigger=16
Data falls to
8
Data fills to
24
Example
: - RX FIFO trigger level selected at 16 bytes
(See Note Below)