N
參數(shù)資料
型號： XR16M2752IL-0B-EB
廠商： Exar Corporation
文件頁數(shù)： 23/51頁
文件大?。?/td> 0K
描述： EVAL BOARD FOR M2752-B 32QFN
標(biāo)準(zhǔn)包裝： 1
系列： *
XR16M2752
3
REV. 1.0.0
1.62V TO 3.63V HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
PIN DESCRIPTIONS
Pin Description
NAME
32-QFN
PIN #
44-PLCC
PIN #
TYPE
DESCRIPTION
DATA BUS INTERFACE
A2
A1
A0
7
6
3
15
14
10
I
Address data lines [2:0]. These 3 address lines select one of the internal
registers in UART channel A/B during a data bus transaction.
D7
D6
D5
D4
D3
D2
D1
D0
2
1
32
31
30
29
28
27
9
8
7
6
5
4
3
2
I/O
Data bus lines [7:0] (bidirectional).
IOR#
14
24
I
Input/Output Read Strobe (active low). The falling edge instigates an inter-
nal read cycle and retrieves the data byte from an internal register pointed
to by the address lines [A2:A0]. The data byte is placed on the data bus to
allow the host processor to read it on the rising edge.
IOW#
11
20
I
Input/Output Write Strobe (active low). The falling edge instigates an inter-
nal write cycle and the rising edge transfers the data byte on the data bus
to an internal register pointed by the address lines.
CS#
10
18
I
UART chip select (active low). This function selects channel A or B in
accordance with the logical state of the CHSEL pin. This allows data to be
transferred between the user CPU and the 2752.
CHSEL
8
16
I
Channel Select - UART channel A or B is selected by the logical state of
this pin when the CS# pin is a logic 0. A logic 0 on the CHSEL selects the
UART channel B while a logic 1 selects UART channel A. Normally,
CHSEL could just be an address line from the user CPU such as A4. Bit-0
of the Alternate Function Register (AFR) can temporarily override CHSEL
function, allowing the user to write to both channel register simultaneously
with one write cycle when CS# is low. It is especially useful during the ini-
tialization routine.
INTA
21
34
O
UART channel A Interrupt output (active high). A logic high indicates chan-
nel A is requesting for service. For more details, see
Figures 17- 22.
INTB
9
17
O
UART channel B Interrupt output (active high). A logic high indicates chan-
nel B is requesting for service. For more details, see
Figures 17- 22.
TXRDYA#
-
1
O
UART channel A Transmitter Ready (active low). The output provides the
TX FIFO/THR status for transmit channel A. See
TXRDYB#
-
32
O
UART channel B Transmitter Ready (active low). The output provides the
TX FIFO/THR status for transmit channel B.
MODEM OR SERIAL I/O INTERFACE
TXA
23
38
O
UART channel A Transmit Data or infrared encoder data. Standard trans-
mit and receive interface is enabled when MCR[6] = 0. In this mode, the
TX signal will be HIGH during reset or idle (no data). Infrared IrDA transmit
and receive interface is enabled when MCR[6] = 1. In the Infrared mode,
the inactive state (no data) for the Infrared encoder/decoder interface is
LOW. If it is not used, leave it unconnected.
相關(guān)PDF資料
PDF描述
VE-JTJ-EZ-S CONVERTER MOD DC/DC 36V 25W
6374108-4 C/A 62.5/125 BUF FIB LC 4M
XR16M2752IJ-0B-EB EVAL BOARD FOR M2752-B 44PLCC
AQ1055N1S-T INDUCTOR 5.1NH 460MA 0402 SMD
VE-J0F-EZ-S CONVERTER MOD DC/DC 72V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR16M2752IL32 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
XR16M2752IL32-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M2752IL32TR-F 制造商:Exar Corporation 功能描述:UART 2-CH 64Byte FIFO 1.8V/2.5V/3.3V 32-Pin QFN EP T/R 制造商:Exar Corporation 功能描述:XR16M2752IL32TR-F
XR16M554 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 16-BYTE FIFO
XR16M554D 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 16-BYTE FIFO
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*